From patchwork Mon Jul 14 14:33:22 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 33596 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f198.google.com (mail-ie0-f198.google.com [209.85.223.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id A2AEB20CAD for ; Mon, 14 Jul 2014 14:34:14 +0000 (UTC) Received: by mail-ie0-f198.google.com with SMTP id rl12sf17110125iec.9 for ; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=JlXg5T3TzPACDsmFcnPXzxg5C7guGUpgZQVvypMZ5Sw=; b=P0BilezsXDl7xOxAFwoIfrq7xWqEThnHpG/+f5bM6wR3CjKwYB2MQNWURKlMnJirom EDMFo3Y2cuYXskaeMh2k0LnIKq/+7EkPYkRW2zK9dSt3yG678eNq0hebfLYq/DzWCSel U03O6fG92HFOQGErdGfhcpsz3tOlIW+mY1sAEYcCbWLvglz+24mJTEU5qOu3UTyUl7iz IkvBMcb1v9TkA7nRemQCw9m04+ahu/a6Tuytu8YsamB+hOuoN0zfBRQ3oXF/w2Bx9PIf xoDv1uqpGm7wWRe4487sB97KGRNwAStnxoMJdCLz2u9/ES+fLKGmqPFSBzLj8n3cxhCC p6PA== X-Gm-Message-State: ALoCoQmsGWD68YwHFasKWe/UMB4cPDE7Oux/2el7JEs1rObqZ+a8VAQzzWadDX74NrYvCWCv9TdU X-Received: by 10.182.125.4 with SMTP id mm4mr3598805obb.49.1405348453865; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.18.194 with SMTP id 60ls1062360qgf.7.gmail; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) X-Received: by 10.52.171.233 with SMTP id ax9mr512503vdc.76.1405348453780; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id t10si5393067vdf.82.2014.07.14.07.34.13 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 07:34:13 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id im17so7492067vcb.11 for ; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) X-Received: by 10.58.155.129 with SMTP id vw1mr641090veb.54.1405348453675; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp139538vcb; Mon, 14 Jul 2014 07:34:13 -0700 (PDT) X-Received: by 10.68.211.233 with SMTP id nf9mr16846596pbc.29.1405348452727; Mon, 14 Jul 2014 07:34:12 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id px17si9301054pab.171.2014.07.14.07.34.12; Mon, 14 Jul 2014 07:34:12 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755759AbaGNOeD (ORCPT + 8 others); Mon, 14 Jul 2014 10:34:03 -0400 Received: from mail-ie0-f175.google.com ([209.85.223.175]:60399 "EHLO mail-ie0-f175.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755579AbaGNOdq (ORCPT ); Mon, 14 Jul 2014 10:33:46 -0400 Received: by mail-ie0-f175.google.com with SMTP id x19so3373844ier.34 for ; Mon, 14 Jul 2014 07:33:45 -0700 (PDT) X-Received: by 10.50.61.148 with SMTP id p20mr25834599igr.44.1405348425218; Mon, 14 Jul 2014 07:33:45 -0700 (PDT) Received: from localhost.localdomain (host109-148-237-85.range109-148.btcentralplus.com. [109.148.237.85]) by mx.google.com with ESMTPSA id q11sm25317390igr.7.2014.07.14.07.33.42 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 07:33:44 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, ajitpal.singh@st.com Subject: [PATCH v2 01/11] ARM: stih407: Add DT nodes for for PWM Date: Mon, 14 Jul 2014 15:33:22 +0100 Message-Id: <1405348412-7352-2-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1405348412-7352-1-git-send-email-lee.jones@linaro.org> References: <1405348412-7352-1-git-send-email-lee.jones@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Supply top level nodes for the STiH407 based development boards. The Pinctrl configuration has already been applied, so the only missing piece of the DT puzzle is for a board's DTB to enable the nodes. Signed-off-by: Ajit Pal Singh Signed-off-by: Lee Jones --- arch/arm/boot/dts/stih407.dtsi | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm/boot/dts/stih407.dtsi b/arch/arm/boot/dts/stih407.dtsi index 4f9024f..dc58b34 100644 --- a/arch/arm/boot/dts/stih407.dtsi +++ b/arch/arm/boot/dts/stih407.dtsi @@ -259,5 +259,33 @@ status = "disabled"; }; + + /* COMMS PWM Module */ + pwm0: pwm@9810000 { + compatible = "st,sti-pwm"; + status = "disabled"; + #pwm-cells = <2>; + reg = <0x9810000 0x68>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm0_chan0_default>; + clock-names = "pwm"; + clocks = <&clk_sysin>; + }; + + /* SBC PWM Module */ + pwm1: pwm@9510000 { + compatible = "st,sti-pwm"; + status = "disabled"; + #pwm-cells = <2>; + reg = <0x9510000 0x68>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm1_chan0_default + &pinctrl_pwm1_chan1_default + &pinctrl_pwm1_chan2_default + &pinctrl_pwm1_chan3_default>; + clock-names = "pwm"; + clocks = <&clk_sysin>; + st,pwm-num-chan = <4>; + }; }; };