From patchwork Wed Jul 9 15:07:34 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 33326 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qc0-f200.google.com (mail-qc0-f200.google.com [209.85.216.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 9B251208CF for ; Wed, 9 Jul 2014 15:13:36 +0000 (UTC) Received: by mail-qc0-f200.google.com with SMTP id o8sf25394977qcw.7 for ; Wed, 09 Jul 2014 08:13:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=RtqeGEpcHLYfILgFj2/xfZxyjloacFRQ+yAQFRYdIZs=; b=Fswhb3/ZO6YDzi4lLsmB4SWnqQqqPBoqzXidvN7etBYZrAq8/kQWZ8nkkdycznBwMC sBCUsx9nRb7sgPAjzT7FF4HZEodLjR56f8CBkZw2BX8/fTbIaMpBDaPKjcQmrI5gWEec M/BnqQEnNCwP4S7Gd/JO1vu0lixu9UCfHpFZ6cRy7gPQFP96170sPBRQ3WcIhIZkchy+ PQD0KpKElC8jvZ0Rl69ADwlzvrELk1BGsRR/5fl6eBZNnwsQucuvW0C5iAqEvw/KYxjc ZQJaQDnn7iEPZACpSbpgOY3HnmrA15Nqlt5jOdcsbAFw3tUGw1XZH51ZxuDcZH0X5+oM D5mA== X-Gm-Message-State: ALoCoQmVu4QiV6r65rwJH/6b0DFUqeAYrIPd5TA0QNGo7eANHosZoViYSrHjjzcMZm1RcxNONrXH X-Received: by 10.224.171.130 with SMTP id h2mr20118091qaz.7.1404918816477; Wed, 09 Jul 2014 08:13:36 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.46.99 with SMTP id j90ls2627242qga.49.gmail; Wed, 09 Jul 2014 08:13:36 -0700 (PDT) X-Received: by 10.52.242.104 with SMTP id wp8mr34345319vdc.31.1404918816327; Wed, 09 Jul 2014 08:13:36 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id sn16si12643723vdb.23.2014.07.09.08.13.36 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 09 Jul 2014 08:13:36 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id im17so6965659vcb.25 for ; Wed, 09 Jul 2014 08:13:36 -0700 (PDT) X-Received: by 10.52.144.235 with SMTP id sp11mr17269613vdb.25.1404918816243; Wed, 09 Jul 2014 08:13:36 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp55487vcb; Wed, 9 Jul 2014 08:13:35 -0700 (PDT) X-Received: by 10.66.136.103 with SMTP id pz7mr296498pab.140.1404918815494; Wed, 09 Jul 2014 08:13:35 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i4si7446311pdn.503.2014.07.09.08.13.34; Wed, 09 Jul 2014 08:13:34 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755181AbaGIPNc (ORCPT + 8 others); Wed, 9 Jul 2014 11:13:32 -0400 Received: from mail-wi0-f176.google.com ([209.85.212.176]:59811 "EHLO mail-wi0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932554AbaGIPII (ORCPT ); Wed, 9 Jul 2014 11:08:08 -0400 Received: by mail-wi0-f176.google.com with SMTP id n3so2922979wiv.15 for ; Wed, 09 Jul 2014 08:08:06 -0700 (PDT) X-Received: by 10.194.192.201 with SMTP id hi9mr49517887wjc.28.1404918486690; Wed, 09 Jul 2014 08:08:06 -0700 (PDT) Received: from griffinp-ThinkPad-X1-Carbon-2nd.home (host86-181-29-22.range86-181.btcentralplus.com. [86.181.29.22]) by mx.google.com with ESMTPSA id cd1sm103941088wjc.19.2014.07.09.08.08.04 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Jul 2014 08:08:06 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, ulf.hansson@linaro.org, chris@printf.net, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, peppe.cavallaro@st.com Subject: [PATCH v4 03/10] ARM: STi: DT: Add sdhci pins for stih416 Date: Wed, 9 Jul 2014 16:07:34 +0100 Message-Id: <1404918461-25390-4-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1404918461-25390-1-git-send-email-peter.griffin@linaro.org> References: <1404918461-25390-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This adds the required pin config for both SDHCI controllers on the stih416 SoC. Signed-off-by: Giuseppe Cavallaro Signed-off-by: Peter Griffin Acked-by: Lee Jones Acked-by: Maxime Coquelin --- arch/arm/boot/dts/stih416-pinctrl.dtsi | 39 ++++++++++++++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/arch/arm/boot/dts/stih416-pinctrl.dtsi b/arch/arm/boot/dts/stih416-pinctrl.dtsi index ee6c119..01b5ad0 100644 --- a/arch/arm/boot/dts/stih416-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih416-pinctrl.dtsi @@ -467,6 +467,45 @@ }; }; }; + + mmc0 { + pinctrl_mmc0: mmc0 { + st,pins { + mmcclk = <&PIO13 4 ALT4 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO14 4 ALT4 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 5 ALT4 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 6 ALT4 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 7 ALT4 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 1 ALT4 BIDIR_PU BYPASS 0>; + wp = <&PIO15 3 ALT4 IN>; + data4 = <&PIO16 4 ALT4 BIDIR_PU BYPASS 0>; + data5 = <&PIO16 5 ALT4 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 6 ALT4 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 7 ALT4 BIDIR_PU BYPASS 0>; + pwr = <&PIO17 1 ALT4 OUT>; + cd = <&PIO17 2 ALT4 IN>; + led = <&PIO17 3 ALT4 OUT>; + }; + }; + }; + mmc1 { + pinctrl_mmc1: mmc1 { + st,pins { + mmcclk = <&PIO15 0 ALT3 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO13 7 ALT3 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 1 ALT3 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 2 ALT3 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 3 ALT3 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 4 ALT3 BIDIR_PU BYPASS 0>; + data4 = <&PIO15 6 ALT3 BIDIR_PU BYPASS 0>; + data5 = <&PIO15 7 ALT3 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 0 ALT3 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 1 ALT3 BIDIR_PU BYPASS 0>; + pwr = <&PIO16 2 ALT3 OUT>; + nreset = <&PIO13 6 ALT3 OUT>; + }; + }; + }; }; pin-controller-fvdp-fe {