From patchwork Sat Jul 5 06:25:28 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 33115 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-yh0-f69.google.com (mail-yh0-f69.google.com [209.85.213.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1B928203AC for ; Sat, 5 Jul 2014 06:25:59 +0000 (UTC) Received: by mail-yh0-f69.google.com with SMTP id b6sf9097931yha.4 for ; Fri, 04 Jul 2014 23:25:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=W7rF4Ol3Y4tRI7kwCM2jzFyXbY9VF3JWj9Lbjdrecr4=; b=BU6BsJPN/Y6AYGo86QFQmUwEljrg3/itkIjImwrEgVThr98Hp01ip5FTPblQE+A9fM YLfluZqF5a+ykGObLjE4Ur5saNZp2ejo5W7IpZzKyjMIUB2XHmCMcWQqWHWSUhLfPG12 3ehS9A9cu/RiZpK5Re+vTVUe1fgQ6NGIGl29KJzCEegP7o1G0nMjRm3Wu8oVcCNaeNqP EQXcX5m29xKvMjhmz+28MnLxlBOasxbQfK42vl0342FSA0aUvtEXXgo4KmkEK6XUkHZV dVR9kIn16zDByiDGTVIGVyz5E0ermYPX50nYfMXZBzkOWxmReEEcbkxCJFs/WkEIfY8h IbGA== X-Gm-Message-State: ALoCoQkpRyyFbw/Q8bIU+ETq4KPx6qo79FDa/R5RCK749U6J8HYY2xr9sq4akcupYS1LpWcD8ahP X-Received: by 10.52.165.227 with SMTP id zb3mr6586129vdb.1.1404541558877; Fri, 04 Jul 2014 23:25:58 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.81.106 with SMTP id e97ls473380qgd.43.gmail; Fri, 04 Jul 2014 23:25:58 -0700 (PDT) X-Received: by 10.58.152.234 with SMTP id vb10mr13537554veb.21.1404541558782; Fri, 04 Jul 2014 23:25:58 -0700 (PDT) Received: from mail-ve0-f177.google.com (mail-ve0-f177.google.com [209.85.128.177]) by mx.google.com with ESMTPS id hi7si16415342veb.3.2014.07.04.23.25.58 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 04 Jul 2014 23:25:58 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.177 as permitted sender) client-ip=209.85.128.177; Received: by mail-ve0-f177.google.com with SMTP id i13so2243059veh.36 for ; Fri, 04 Jul 2014 23:25:58 -0700 (PDT) X-Received: by 10.52.96.8 with SMTP id do8mr11365164vdb.4.1404541558675; Fri, 04 Jul 2014 23:25:58 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp509557vcb; Fri, 4 Jul 2014 23:25:58 -0700 (PDT) X-Received: by 10.66.102.39 with SMTP id fl7mr14700892pab.43.1404541557771; Fri, 04 Jul 2014 23:25:57 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id nx10si36659699pbb.197.2014.07.04.23.25.57; Fri, 04 Jul 2014 23:25:57 -0700 (PDT) Received-SPF: none (google.com: linux-omap-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1760603AbaGEGZt (ORCPT + 6 others); Sat, 5 Jul 2014 02:25:49 -0400 Received: from mail-wg0-f51.google.com ([74.125.82.51]:35157 "EHLO mail-wg0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754234AbaGEGZq (ORCPT ); Sat, 5 Jul 2014 02:25:46 -0400 Received: by mail-wg0-f51.google.com with SMTP id x12so2226009wgg.10 for ; Fri, 04 Jul 2014 23:25:45 -0700 (PDT) X-Received: by 10.180.81.37 with SMTP id w5mr60981435wix.65.1404541544992; Fri, 04 Jul 2014 23:25:44 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id bq7sm87573325wib.7.2014.07.04.23.25.43 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 04 Jul 2014 23:25:44 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com, devicetree@vger.kernel.org, balbi@ti.com, linux-usb@vger.kernel.org, linux-omap@vger.kernel.org Cc: peter.griffin@linaro.org, lee.jones@linaro.org, peppe.cavallaro@st.com Subject: [PATCH v2 1/3] usb: dwc3: add ST dwc3 glue layer to manage dwc3 HC Date: Sat, 5 Jul 2014 07:25:28 +0100 Message-Id: <1404541530-27856-2-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1404541530-27856-1-git-send-email-peter.griffin@linaro.org> References: <1404541530-27856-1-git-send-email-peter.griffin@linaro.org> Sender: linux-omap-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-omap@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.177 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds the ST glue logic to manage the DWC3 HC on STiH407 SoC family. It manages the powerdown signal, and configures the internal glue logic and syscfg registers. Signed-off-by: Giuseppe Cavallaro Signed-off-by: Peter Griffin --- drivers/usb/dwc3/Kconfig | 9 ++ drivers/usb/dwc3/Makefile | 1 + drivers/usb/dwc3/dwc3-st.c | 325 +++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 335 insertions(+) create mode 100644 drivers/usb/dwc3/dwc3-st.c diff --git a/drivers/usb/dwc3/Kconfig b/drivers/usb/dwc3/Kconfig index 8eb996e..6c85c43 100644 --- a/drivers/usb/dwc3/Kconfig +++ b/drivers/usb/dwc3/Kconfig @@ -79,6 +79,15 @@ config USB_DWC3_KEYSTONE Support of USB2/3 functionality in TI Keystone2 platforms. Say 'Y' or 'M' here if you have one such device +config USB_DWC3_ST + tristate "STMicroelectronics Platforms" + depends on ARCH_STI && OF + default USB_DWC3_HOST + help + STMicroelectronics SoCs with one DesignWare Core USB3 IP + inside (i.e. STiH407). + Say 'Y' or 'M' if you have one such device. + comment "Debugging features" config USB_DWC3_DEBUG diff --git a/drivers/usb/dwc3/Makefile b/drivers/usb/dwc3/Makefile index 10ac3e7..11c9f54 100644 --- a/drivers/usb/dwc3/Makefile +++ b/drivers/usb/dwc3/Makefile @@ -33,3 +33,4 @@ obj-$(CONFIG_USB_DWC3_OMAP) += dwc3-omap.o obj-$(CONFIG_USB_DWC3_EXYNOS) += dwc3-exynos.o obj-$(CONFIG_USB_DWC3_PCI) += dwc3-pci.o obj-$(CONFIG_USB_DWC3_KEYSTONE) += dwc3-keystone.o +obj-$(CONFIG_USB_DWC3_ST) += dwc3-st.o diff --git a/drivers/usb/dwc3/dwc3-st.c b/drivers/usb/dwc3/dwc3-st.c new file mode 100644 index 0000000..2cae9d3 --- /dev/null +++ b/drivers/usb/dwc3/dwc3-st.c @@ -0,0 +1,325 @@ +/** + * dwc3-st.c Support for dwc3 platform devices on ST Microelectronics platforms + * + * This is a small platform driver for the dwc3 to provide the glue logic + * to configure the controller. Tested on STi platforms. + * + * Copyright (C) 2014 Stmicroelectronics + * + * Author: Giuseppe Cavallaro + * Contributors: Aymen Bouattay + * Peter Griffin + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * Inspired by dwc3-omap.c and dwc3-exynos.c. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "core.h" +#include "io.h" + +/* Reg glue registers */ +#define USB2_CLKRST_CTRL 0x00 +#define aux_clk_en(n) ((n)<<0) +#define sw_pipew_reset_n(n) ((n)<<4) +#define ext_cfg_reset_n(n) ((n)<<8) +#define xhci_revision(n) ((n)<<12) + +#define USB2_VBUS_MNGMNT_SEL1 0x2C +/* + * 2'b00 : Override value from Reg 0x30 is selected + * 2'b01 : utmiotg_vbusvalid from usb3_top top is selected + * 2'b10 : pipew_powerpresent from PIPEW instance is selected + * 2'b11 : value is 1'b0 + */ +#define SEL_OVERRIDE_VBUSVALID(n) ((n)<<0) +#define SEL_OVERRIDE_POWERPRESENT(n) ((n)<<4) +#define SEL_OVERRIDE_BVALID(n) ((n)<<8) + +#define USB2_VBUS_MNGMNT_VAL1 0x30 +#define OVERRIDE_VBUSVALID_VAL (1 << 0) +#define OVERRIDE_POWERPRESENT_VAL (1 << 4) +#define OVERRIDE_BVALID_VAL (1 << 8) + +/* Static DRD configuration */ +#define USB_HOST_DEFAULT_MASK 0xffe +#define USB_SET_PORT_DEVICE 0x1 + +struct st_dwc3 { + struct platform_device *dwc3; /* platform device pointer */ + struct device *dev; /* device pointer */ + void __iomem *glue_base; /* ioaddr for programming the glue */ + struct regmap *regmap; /* regmap for getting syscfg */ + int syscfg_reg_off; /* usb syscfg control offset */ + bool drd_device_conf; /* DRD static host/device conf */ + struct reset_control *rstc_pwrdn;/* Rst control for powerdown*/ +}; + +static inline u32 st_dwc3_readl(void __iomem *base, u32 offset) +{ + return readl_relaxed(base + offset); +} + +static inline void st_dwc3_writel(void __iomem *base, u32 offset, u32 value) +{ + writel_relaxed(value, base + offset); +} + +/** + * st_dwc3_drd_init: program the port + * @dwc3_data: driver private structure + * Description: this function is to program the port as either host or device + * according to the static configuration passed from devicetree. + * OTG and dual role are not yet supported! + */ +static int st_dwc3_drd_init(struct st_dwc3 *dwc3_data) +{ + u32 val; + + regmap_read(dwc3_data->regmap, dwc3_data->syscfg_reg_off, &val); + + if (dwc3_data->drd_device_conf) + val |= USB_SET_PORT_DEVICE; + else + val &= USB_HOST_DEFAULT_MASK; + + return regmap_write(dwc3_data->regmap, dwc3_data->syscfg_reg_off, val); +} + +/** + * st_dwc3_init: init the controller via glue logic + * @dwc3_data: driver private structure + */ +static void st_dwc3_init(struct st_dwc3 *dwc3_data) +{ + u32 reg = st_dwc3_readl(dwc3_data->glue_base, USB2_CLKRST_CTRL); + + reg |= aux_clk_en(1) | ext_cfg_reset_n(1) | xhci_revision(1); + reg &= ~sw_pipew_reset_n(1); + st_dwc3_writel(dwc3_data->glue_base, USB2_CLKRST_CTRL, reg); + + reg = st_dwc3_readl(dwc3_data->glue_base, USB2_VBUS_MNGMNT_SEL1); + reg |= SEL_OVERRIDE_VBUSVALID(1) | SEL_OVERRIDE_POWERPRESENT(1) | + SEL_OVERRIDE_BVALID(1); + st_dwc3_writel(dwc3_data->glue_base, USB2_VBUS_MNGMNT_SEL1, reg); + udelay(100); + + reg = st_dwc3_readl(dwc3_data->glue_base, USB2_CLKRST_CTRL); + reg |= sw_pipew_reset_n(1); + st_dwc3_writel(dwc3_data->glue_base, USB2_CLKRST_CTRL, reg); +} + +static void st_dwc3_dt_get_pdata(struct platform_device *pdev, + struct st_dwc3 *dwc3_data) +{ + struct device_node *np = pdev->dev.of_node; + + dwc3_data->drd_device_conf = + of_property_read_bool(np, "st,dwc3-drd-device"); +} + +/** + * st_dwc3_probe: main probe function + * @pdev: platform_device + * Description: this is the probe function that gets all the resources to manage + * the glue-logic, setup the controller and take out of powerdown. + */ +static int st_dwc3_probe(struct platform_device *pdev) +{ + struct platform_device *dwc3; + struct st_dwc3 *dwc3_data; + struct resource *res; + struct device *dev = &pdev->dev; + struct device_node *node = dev->of_node; + struct regmap *regmap; + int ret = 0; + + if (!node) { + dev_err(dev, "device node not found\n"); + return -EINVAL; + } + + dwc3_data = devm_kzalloc(dev, sizeof(*dwc3_data), GFP_KERNEL); + if (!dwc3_data) + return -ENOMEM; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "reg-glue"); + if (!res) + return -ENXIO; + + dwc3_data->glue_base = devm_request_and_ioremap(dev, res); + if (!dwc3_data->glue_base) + return -EADDRNOTAVAIL; + + regmap = syscon_regmap_lookup_by_phandle(node, "st,syscfg"); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + dwc3 = platform_device_alloc("st-dwc3", PLATFORM_DEVID_AUTO); + if (!dwc3) { + dev_err(&pdev->dev, "couldn't allocate dwc3 device\n"); + return -ENOMEM; + } + + dma_set_coherent_mask(&dwc3->dev, dev->coherent_dma_mask); + + dwc3->dev.parent = &pdev->dev; + dwc3->dev.dma_mask = pdev->dev.dma_mask; + dwc3->dev.dma_parms = pdev->dev.dma_parms; + + dwc3_data->dwc3 = dwc3; + dwc3_data->dev = &pdev->dev; + dwc3_data->regmap = regmap; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "syscfg-reg"); + if (!res) { + ret = -ENXIO; + goto undo_platform_dev_alloc; + } + + dwc3_data->syscfg_reg_off = res->start; + + dev_info(&pdev->dev, "glue-logic addr 0x%p, syscfg-reg offset 0x%x\n", + dwc3_data->glue_base, dwc3_data->syscfg_reg_off); + + dwc3_data->rstc_pwrdn = devm_reset_control_get(dwc3_data->dev, NULL); + if (IS_ERR(dwc3_data->rstc_pwrdn)) { + dev_err(&pdev->dev, "could not get reset controller\n"); + ret = PTR_ERR(dwc3_data->rstc_pwrdn); + goto undo_platform_dev_alloc; + } + + /* Manage PowerDown */ + reset_control_deassert(dwc3_data->rstc_pwrdn); + + st_dwc3_dt_get_pdata(pdev, dwc3_data); + + /* Allocate and initialize the core */ + ret = of_platform_populate(node, NULL, NULL, dev); + if (ret) { + dev_err(dev, "failed to add dwc3 core\n"); + goto undo_powerdown; + } + + /* + * Configure the USB port as device or host according to the static + * configuration passed from the platform. + * DRD is the only mode currently supported so this will be enhanced + * later as soon as OTG will be available. + */ + ret = st_dwc3_drd_init(dwc3_data); + if (ret) { + dev_err(dev, "st_dwc3_drd_init failed\n"); + goto undo_powerdown; + } + + dev_info(&pdev->dev, "configured as %s DRD\n", + dwc3_data->drd_device_conf ? "device" : "host"); + + /* ST glue logic init */ + st_dwc3_init(dwc3_data); + + ret = platform_device_add_resources(dwc3_data->dwc3, pdev->resource, + pdev->num_resources); + if (ret) { + dev_err(&pdev->dev, "couldn't add resources to dwc3 device\n"); + goto undo_powerdown; + } + + ret = platform_device_add(dwc3_data->dwc3); + if (ret) { + dev_err(&pdev->dev, "failed to register dwc3 device\n"); + goto undo_powerdown; + } + + platform_set_drvdata(pdev, dwc3_data); + + return 0; + +undo_powerdown: + reset_control_assert(dwc3_data->rstc_pwrdn); +undo_platform_dev_alloc: + platform_device_put(pdev); + + return ret; + +} + +static int st_dwc3_remove(struct platform_device *pdev) +{ + struct st_dwc3 *dwc3_data = platform_get_drvdata(pdev); + + platform_device_unregister(dwc3_data->dwc3); + + return 0; +} + +#ifdef CONFIG_PM_SLEEP +static int st_dwc3_suspend(struct device *dev) +{ + struct st_dwc3 *dwc3_data = dev_get_drvdata(dev); + + reset_control_assert(dwc3_data->rstc_pwrdn); + + pinctrl_pm_select_sleep_state(dev); + + return 0; +} + +static int st_dwc3_resume(struct device *dev) +{ + struct st_dwc3 *dwc3_data = dev_get_drvdata(dev); + + pinctrl_pm_select_default_state(dev); + + reset_control_deassert(dwc3_data->rstc_pwrdn); + + return 0; +} + +#endif /* CONFIG_PM_SLEEP */ + +static const struct dev_pm_ops st_dwc3_dev_pm_ops = { + SET_SYSTEM_SLEEP_PM_OPS(st_dwc3_suspend, st_dwc3_resume) +}; + +static struct of_device_id st_dwc3_match[] = { + { .compatible = "st,stih407-dwc3" }, + { /* sentinel */ }, +}; + +MODULE_DEVICE_TABLE(of, st_dwc3_match); + +static struct platform_driver st_dwc3_driver = { + .probe = st_dwc3_probe, + .remove = st_dwc3_remove, + .driver = { + .name = "usb-st-dwc3", + .owner = THIS_MODULE, + .of_match_table = of_match_ptr(st_dwc3_match), + .pm = &st_dwc3_dev_pm_ops, + }, +}; + +module_platform_driver(st_dwc3_driver); + +MODULE_AUTHOR("Giuseppe Cavallaro "); +MODULE_DESCRIPTION("DesignWare USB3 STi Glue Layer"); +MODULE_LICENSE("GPL v2");