From patchwork Wed Jun 18 14:52:46 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 32135 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ve0-f198.google.com (mail-ve0-f198.google.com [209.85.128.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 4D666206A0 for ; Wed, 18 Jun 2014 14:53:11 +0000 (UTC) Received: by mail-ve0-f198.google.com with SMTP id db11sf3037078veb.9 for ; Wed, 18 Jun 2014 07:53:11 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=DFqMh9eXAtMXKShA60Hq1R3ddt378OygKN2hTz4Yryw=; b=gOdAmNnJHADCNkTz/7qGRd52uOHE4BHe81cp+l7ywczayi5b8nKelU+4359L4VXNGZ Whsz8ePuBJw2+PJZwEiAEDgCM8KyTTfqh6gn7hkhBzGc5OzeWAChf5lURFtLad3sw0Sf tEMtpvj2++uehJWerySMgDzAj0rZIUcWmj1oEWpaehc9t3clcYNbCTV2QS0QruhGMsKX gLgbGkXt9EnEUOKvD4CazQ8+18fcM0ktZ4V2mcR5JwfsvqFOQMYUMoHblVsOjaVY0ZpO PwakdPsCh1/PAkhq/AI4oyJPQ67nA9NhpIfv8MwDO9LbEL0mq+NxtD1aZeD88GI5+a1D 21Ow== X-Gm-Message-State: ALoCoQl1V48/UfVDrP/jG0HEIlD076l3rl0dc7com22hqyRYNwyiQI6XUI+rbPUfBfd1J8dGWIsB X-Received: by 10.224.64.198 with SMTP id f6mr900273qai.3.1403103191104; Wed, 18 Jun 2014 07:53:11 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.40.209 with SMTP id x75ls131653qgx.46.gmail; Wed, 18 Jun 2014 07:53:11 -0700 (PDT) X-Received: by 10.221.20.199 with SMTP id qp7mr1741366vcb.24.1403103191036; Wed, 18 Jun 2014 07:53:11 -0700 (PDT) Received: from mail-vc0-f182.google.com (mail-vc0-f182.google.com [209.85.220.182]) by mx.google.com with ESMTPS id ta3si976764vcb.76.2014.06.18.07.53.11 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 18 Jun 2014 07:53:11 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.182 as permitted sender) client-ip=209.85.220.182; Received: by mail-vc0-f182.google.com with SMTP id il7so894491vcb.41 for ; Wed, 18 Jun 2014 07:53:11 -0700 (PDT) X-Received: by 10.58.122.138 with SMTP id ls10mr1710629veb.13.1403103190963; Wed, 18 Jun 2014 07:53:10 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.54.6 with SMTP id vs6csp290941vcb; Wed, 18 Jun 2014 07:53:10 -0700 (PDT) X-Received: by 10.68.203.132 with SMTP id kq4mr3365415pbc.12.1403103190129; Wed, 18 Jun 2014 07:53:10 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id fb3si2492163pab.58.2014.06.18.07.53.09; Wed, 18 Jun 2014 07:53:09 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751178AbaFROxI (ORCPT + 8 others); Wed, 18 Jun 2014 10:53:08 -0400 Received: from mail-ie0-f182.google.com ([209.85.223.182]:49682 "EHLO mail-ie0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751076AbaFROxH (ORCPT ); Wed, 18 Jun 2014 10:53:07 -0400 Received: by mail-ie0-f182.google.com with SMTP id rp18so812752iec.13 for ; Wed, 18 Jun 2014 07:53:06 -0700 (PDT) X-Received: by 10.50.153.11 with SMTP id vc11mr5195148igb.24.1403103186513; Wed, 18 Jun 2014 07:53:06 -0700 (PDT) Received: from localhost.localdomain (host109-148-235-194.range109-148.btcentralplus.com. [109.148.235.194]) by mx.google.com with ESMTPSA id t16sm38979351igr.14.2014.06.18.07.53.03 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 18 Jun 2014 07:53:06 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com, devicetree@vger.kernel.org, ajitpal.singh@st.com Subject: [PATCH 1/7] ARM: stih407: Add DT nodes for for PWM Date: Wed, 18 Jun 2014 15:52:46 +0100 Message-Id: <1403103172-19856-1-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.8.3.2 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Supply top level nodes for the STiH407 based development boards. The Pinctrl configuration has already been applied, so the only missing piece of the DT puzzle is for a board's DTB to enable the nodes. Signed-off-by: Lee Jones Acked-by: Peter Griffin --- arch/arm/boot/dts/stih407.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm/boot/dts/stih407.dtsi b/arch/arm/boot/dts/stih407.dtsi index 4f9024f..6b43ba2 100644 --- a/arch/arm/boot/dts/stih407.dtsi +++ b/arch/arm/boot/dts/stih407.dtsi @@ -259,5 +259,32 @@ status = "disabled"; }; + + /* COMMS PWM Module */ + pwm0: pwm@9810000 { + compatible = "st,sti-pwm"; + status = "disabled"; + #pwm-cells = <2>; + reg = <0x9810000 0x68>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm0_chan0_default>; + clock-names = "pwm"; + clocks = <&clk_sysin>; + }; + + /* SBC PWM Module */ + pwm1: pwm@9510000 { + compatible = "st,sti-pwm"; + status = "disabled"; + #pwm-cells = <2>; + reg = <0x9510000 0x68>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm1_chan0_default + &pinctrl_pwm1_chan1_default + &pinctrl_pwm1_chan2_default + &pinctrl_pwm1_chan3_default>; + clock-names = "pwm"; + clocks = <&clk_sysin>; + }; }; };