From patchwork Fri May 30 13:43:09 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 31188 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ve0-f197.google.com (mail-ve0-f197.google.com [209.85.128.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 03D0720671 for ; Fri, 30 May 2014 13:44:04 +0000 (UTC) Received: by mail-ve0-f197.google.com with SMTP id db11sf8640496veb.0 for ; Fri, 30 May 2014 06:44:04 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=kqQcXKq3wh+l6I7EscmeCmvFcVz+aTkAz0xI6XrxDmI=; b=eg3/Yrz0+8DoMtTBRoyvyaOvGyXgXrQEMDaGquFhqnLJfpgXiXR+15cgxuvfpCswWc ZLCCJW/vflnJxtcK1Bj47py7QnFKTaPBq6TovjogsF8g4ateBW39FoW2rlHbsfb3BZ8P 4HExbntn0jMXyupWIWXVS9sKb6hVSUdZbS7TrRB86s3ux5RrzMqM5/EsN+2kZOEmoFXn mIKy03gDZTBZ5MFaeGxasA4XiUsl5POHTCiELakCVeWn/2ke3qy8RoohePGxpFwFjoK9 WGNumES19PNrp787qvLdehh5feFl+ZwYGR97CR3WRiq4pv+NdnZ0/L3QWIjTFZG0Izu7 QZ3Q== X-Gm-Message-State: ALoCoQm8jKTpvIuGx+frCUu96aQPfLonlER/LAs8/t1F9Qs9w3eAxkBhhUcHHpXwAV7n+kmxoS1e X-Received: by 10.236.222.36 with SMTP id s34mr5474747yhp.24.1401457444694; Fri, 30 May 2014 06:44:04 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.86.100 with SMTP id o91ls1097677qgd.30.gmail; Fri, 30 May 2014 06:44:04 -0700 (PDT) X-Received: by 10.53.0.135 with SMTP id ay7mr11613159vdd.11.1401457444555; Fri, 30 May 2014 06:44:04 -0700 (PDT) Received: from mail-vc0-f177.google.com (mail-vc0-f177.google.com [209.85.220.177]) by mx.google.com with ESMTPS id cp6si3051992vdc.95.2014.05.30.06.44.04 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 30 May 2014 06:44:04 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.177 as permitted sender) client-ip=209.85.220.177; Received: by mail-vc0-f177.google.com with SMTP id il7so1861108vcb.22 for ; Fri, 30 May 2014 06:44:04 -0700 (PDT) X-Received: by 10.221.26.10 with SMTP id rk10mr14058319vcb.0.1401457444464; Fri, 30 May 2014 06:44:04 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp113459vcb; Fri, 30 May 2014 06:44:04 -0700 (PDT) X-Received: by 10.68.181.165 with SMTP id dx5mr19039628pbc.38.1401457443707; Fri, 30 May 2014 06:44:03 -0700 (PDT) Received: from mail-pa0-f41.google.com (mail-pa0-f41.google.com [209.85.220.41]) by mx.google.com with ESMTPS id ze10si5725405pac.23.2014.05.30.06.44.03 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 30 May 2014 06:44:03 -0700 (PDT) Received-SPF: pass (google.com: domain of mathieu.poirier@linaro.org designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; Received: by mail-pa0-f41.google.com with SMTP id kx10so1729205pab.28 for ; Fri, 30 May 2014 06:44:03 -0700 (PDT) X-Received: by 10.68.196.202 with SMTP id io10mr18142362pbc.149.1401457443302; Fri, 30 May 2014 06:44:03 -0700 (PDT) Received: from t430.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [70.73.24.112]) by mx.google.com with ESMTPSA id fe2sm6533558pbc.68.2014.05.30.06.44.01 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 30 May 2014 06:44:02 -0700 (PDT) From: mathieu.poirier@linaro.org To: linus.walleij@linaro.org, will.deacon@arm.com Cc: mathieu.poirier@linaro.org, arve@android.com, john.stultz@linaro.org, pratikp@codeaurora.org, varshney@ti.com, Al.Grant@arm.com, jonas.svennebring@avagotech.com, james.king@linaro.org, panchaxari.prasannamurthy@linaro.org, arnd@linaro.org, marcin.jabrzyk@gmail.com, r.sengupta@samsung.com, robbelibobban@gmail.com, patches@linaro.org, linux@arm.linux.org.uk, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, daniel.thompson@linaro.org Subject: [RFC PATCH 09/11] coresight: adding basic support for Vexpress TC2 Date: Fri, 30 May 2014 07:43:09 -0600 Message-Id: <1401457391-12242-10-git-send-email-mathieu.poirier@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1401457391-12242-1-git-send-email-mathieu.poirier@linaro.org> References: <1401457391-12242-1-git-send-email-mathieu.poirier@linaro.org> X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: mathieu.poirier@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.177 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Mathieu Poirier Support for the 2 PTMs, 3 ETMs, funnel, TPIU and replicator connected to the ETB are included. Proper handling of the ITM and the replicator linked to it along with the CTIs and SWO are not included. Signed-off-by: Mathieu Poirier --- arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts | 122 +++++++++++++++++++++++++++++ 1 file changed, 122 insertions(+) diff --git a/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts b/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts index 15f98cb..18de06e 100644 --- a/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts +++ b/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts @@ -334,6 +334,128 @@ }; }; + coresight { + compatible = "arm,coresight"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x20010000 0 0x20010000 0x1000 + 0x20030000 0 0x20030000 0x1000 + 0x20040000 0 0x20040000 0x1000 + 0x2201c000 0 0x2201c000 0x1000 + 0x2201d000 0 0x2201d000 0x1000 + 0x2203c000 0 0x2203c000 0x1000 + 0x2203d000 0 0x2203d000 0x1000 + 0x2203e000 0 0x2203e000 0x1000>; + + etb: etb@20010000 { + compatible = "arm,coresight-etb"; + reg = <0x20010000 0x1000>; + + coresight-id = <0>; + coresight-name = "coresight-etb"; + coresight-nr-inports = <1>; + coresight-default-sink; + }; + + etb_replicator: replicator { + compatible = "arm,coresight-replicator"; + + coresight-id = <1>; + coresight-name = "coresight-etb-replicator"; + coresight-nr-inports = <1>; + coresight-outports = <0 1>; + coresight-child-list = <&etb &tpiu>; + coresight-child-ports = <0 0>; + }; + + tpiu: tpiu@20030000 { + compatible = "arm,coresight-tpiu"; + reg = <0x20030000 0x1000>; + + coresight-id = <2>; + coresight-name = "coresight-tpiu"; + coresight-nr-inports = <1>; + }; + + funnel: funnel@20040000 { + compatible = "arm,coresight-funnel"; + reg = <0x20040000 0x1000>; + + coresight-id = <3>; + coresight-name = "coresight-funnel"; + coresight-nr-inports = <1>; + coresight-outports = <0>; + coresight-child-list = <&etb_replicator>; + coresight-child-ports = <0>; + }; + + ptm0: ptm@2201c000 { + compatible = "arm,coresight-etm"; + reg = <0x2201c000 0x1000>; + + coresight-id = <4>; + coresight-name = "coresight-ptm0"; + cpu = <&cpu0>; + coresight-nr-inports = <0>; + coresight-outports = <0>; + coresight-child-list = <&funnel>; + coresight-child-ports = <0>; + }; + + ptm1: ptm@2201d000 { + compatible = "arm,coresight-etm"; + reg = <0x2201d000 0x1000>; + + coresight-id = <5>; + coresight-name = "coresight-ptm1"; + cpu = <&cpu1>; + coresight-nr-inports = <0>; + coresight-outports = <0>; + coresight-child-list = <&funnel>; + coresight-child-ports = <1>; + }; + + etm0: etm@2203c000 { + compatible = "arm,coresight-etm"; + reg = <0x2203c000 0x1000>; + + coresight-id = <6>; + coresight-name = "coresight-etm0"; + cpu = <&cpu2>; + coresight-nr-inports = <0>; + coresight-outports = <0>; + coresight-child-list = <&funnel>; + coresight-child-ports = <2>; + }; + + etm1: etm@2203d000 { + compatible = "arm,coresight-etm"; + reg = <0x2203d000 0x1000>; + + coresight-id = <7>; + coresight-name = "coresight-etm1"; + cpu = <&cpu3>; + coresight-nr-inports = <0>; + coresight-outports = <0>; + coresight-child-list = <&funnel>; + coresight-child-ports = <4>; + }; + + etm2: etm@2203e000 { + compatible = "arm,coresight-etm"; + reg = <0x2203e000 0x1000>; + + coresight-id = <8>; + coresight-name = "coresight-etm2"; + cpu = <&cpu4>; + coresight-nr-inports = <0>; + coresight-outports = <0>; + coresight-child-list = <&funnel>; + coresight-child-ports = <5>; + }; + + }; + smb { compatible = "simple-bus";