From patchwork Tue Apr 29 07:21:33 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 29298 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qg0-f72.google.com (mail-qg0-f72.google.com [209.85.192.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 5B253202FE for ; Tue, 29 Apr 2014 07:22:25 +0000 (UTC) Received: by mail-qg0-f72.google.com with SMTP id q108sf18890936qgd.11 for ; Tue, 29 Apr 2014 00:22:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=zlLb3gj/ttlLMNJW89x3xF+ejYiFVGiqkTtR5zDq9y4=; b=PRitnK3A9VVOZSBfF6yRMR5z1NG/PKLa4VnegLecH72Jc9WRxxtrp4CSQZ3SXRKUFn 47Wvm3PaUr7h7aY6b6p/RQj1J1WQBBFDuIROSwzpk2fTRlj0Uz8QxX4mm4/MLM4Yamv0 fysL7rdQwIFraNRPzBWpienQF3bpFAbbGNyC6+pW0UzMVBtJe001HgRqK3TQejLgqi0e htNPJ9GzW6zFHYqaDwomcDG0F4pLMCa4VlaCJhTMExKFvG1uHa++mFZSGG7kyW8Lw1TE f5+txXDuiGQtN7gKm3xNUx8DkqqkK+33bMQvGkhdLrrSnT3ML6EarmAJMDT1eEnGSiRy qnBQ== X-Gm-Message-State: ALoCoQmVVM4lJgsCsSpB/JBGTYL3u1iK8brLBLS4hOOXQFvr8RgE8s8sbnWpQvc/qbb5oF4O5VgX X-Received: by 10.58.77.204 with SMTP id u12mr14346397vew.24.1398756145135; Tue, 29 Apr 2014 00:22:25 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.30.4 with SMTP id c4ls2802772qgc.51.gmail; Tue, 29 Apr 2014 00:22:25 -0700 (PDT) X-Received: by 10.58.122.164 with SMTP id lt4mr28118842veb.2.1398756145018; Tue, 29 Apr 2014 00:22:25 -0700 (PDT) Received: from mail-vc0-f179.google.com (mail-vc0-f179.google.com [209.85.220.179]) by mx.google.com with ESMTPS id sr19si4312986vcb.71.2014.04.29.00.22.25 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 29 Apr 2014 00:22:25 -0700 (PDT) Received-SPF: none (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) client-ip=209.85.220.179; Received: by mail-vc0-f179.google.com with SMTP id ij19so9714585vcb.10 for ; Tue, 29 Apr 2014 00:22:24 -0700 (PDT) X-Received: by 10.58.202.133 with SMTP id ki5mr27303694vec.19.1398756144921; Tue, 29 Apr 2014 00:22:24 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp174947vcb; Tue, 29 Apr 2014 00:22:24 -0700 (PDT) X-Received: by 10.68.193.100 with SMTP id hn4mr34510196pbc.50.1398756144127; Tue, 29 Apr 2014 00:22:24 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id fd9si12056736pad.60.2014.04.29.00.22.23 for ; Tue, 29 Apr 2014 00:22:23 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756057AbaD2HWD (ORCPT + 28 others); Tue, 29 Apr 2014 03:22:03 -0400 Received: from mail-we0-f172.google.com ([74.125.82.172]:41785 "EHLO mail-we0-f172.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755967AbaD2HVz (ORCPT ); Tue, 29 Apr 2014 03:21:55 -0400 Received: by mail-we0-f172.google.com with SMTP id u57so2588292wes.31 for ; Tue, 29 Apr 2014 00:21:54 -0700 (PDT) X-Received: by 10.180.36.212 with SMTP id s20mr14545383wij.18.1398756114219; Tue, 29 Apr 2014 00:21:54 -0700 (PDT) Received: from lee--X1.home (host109-148-238-223.range109-148.btcentralplus.com. [109.148.238.223]) by mx.google.com with ESMTPSA id f7sm29736303wjy.24.2014.04.29.00.21.52 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 29 Apr 2014 00:21:53 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, Srinivas Kandagatla Subject: [PATCH 3/4] ARM: DT: STi: Add DT node for MiPHY365x Date: Tue, 29 Apr 2014 08:21:33 +0100 Message-Id: <1398756095-32542-4-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1398756095-32542-1-git-send-email-lee.jones@linaro.org> References: <1398756095-32542-1-git-send-email-lee.jones@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The MiPHY365x is a Generic PHY which can serve various SATA or PCIe devices. It has 2 ports which it can use for either; both SATA, both PCIe or one of each in any configuration. Cc: Srinivas Kandagatla Acked-by: Mark Rutland Acked-by: Alexandre Torgue Signed-off-by: Lee Jones --- arch/arm/boot/dts/stih416-b2020-revE.dts | 22 ++++++++++++++++++++++ arch/arm/boot/dts/stih416-b2020.dts | 6 ++++++ arch/arm/boot/dts/stih416.dtsi | 14 ++++++++++++++ 3 files changed, 42 insertions(+) create mode 100644 arch/arm/boot/dts/stih416-b2020-revE.dts diff --git a/arch/arm/boot/dts/stih416-b2020-revE.dts b/arch/arm/boot/dts/stih416-b2020-revE.dts new file mode 100644 index 0000000..23fdaf7 --- /dev/null +++ b/arch/arm/boot/dts/stih416-b2020-revE.dts @@ -0,0 +1,22 @@ +/* + * Copyright (C) 2014 STMicroelectronics Limited. + * Author: Lee Jones + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * publishhed by the Free Software Foundation. + */ +/dts-v1/; +#include "stih416.dtsi" +#include "stih41x-b2020.dtsi" +/ { + model = "STiH416 B2020 REV-E"; + compatible = "st,stih416-b2020", "st,stih416"; + + soc { + miphy365x_phy: miphy365x@fe382000 { + st,pcie-tx-pol-inv; + st,sata-gen = <3>; + }; + }; +}; diff --git a/arch/arm/boot/dts/stih416-b2020.dts b/arch/arm/boot/dts/stih416-b2020.dts index 276f28d..172f222 100644 --- a/arch/arm/boot/dts/stih416-b2020.dts +++ b/arch/arm/boot/dts/stih416-b2020.dts @@ -13,4 +13,10 @@ model = "STiH416 B2020"; compatible = "st,stih416", "st,stih416-b2020"; + soc { + miphy365x_phy: miphy365x@fe382000 { + st,pcie-tx-pol-inv; + st,sata-gen = <3>; + }; + }; }; diff --git a/arch/arm/boot/dts/stih416.dtsi b/arch/arm/boot/dts/stih416.dtsi index 78746d2..00b217a 100644 --- a/arch/arm/boot/dts/stih416.dtsi +++ b/arch/arm/boot/dts/stih416.dtsi @@ -9,6 +9,8 @@ #include "stih41x.dtsi" #include "stih416-clock.dtsi" #include "stih416-pinctrl.dtsi" + +#include #include #include / { @@ -224,5 +226,17 @@ status = "disabled"; }; + + miphy365x_phy: miphy365x@fe382000 { + compatible = "st,miphy365x-phy"; + reg = <0xfe382000 0x100>, + <0xfe38a000 0x100>, + <0xfe394000 0x100>, + <0xfe804000 0x100>; + reg-names = "sata0", "sata1", "pcie0", "pcie1"; + + #phy-cells = <2>; + st,syscfg = <&syscfg_rear>; + }; }; };