From patchwork Tue Apr 29 07:21:31 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 29297 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-yk0-f198.google.com (mail-yk0-f198.google.com [209.85.160.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2D6C1203F4 for ; Tue, 29 Apr 2014 07:22:09 +0000 (UTC) Received: by mail-yk0-f198.google.com with SMTP id 9sf7222546ykp.1 for ; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=eREZf03Tkp33gehdRh1wT063T6u/7lcjUBMfPA8Jy1U=; b=J5miPL1+/OuV8u2NTkU7NcJVF5P/9cpu02kE2ZzUsUCVJUeVzu1zZT47E1MXM5cZWc Mnv6BIUl7JZdmGzO+mimk4uO5LNifeGq4E4SxfBG7H6Z2sbzExl3RkJFtOXxxbHRPZ2e v2dhoDsilGvX5Tr/Bq4mLPy/82swKUCaYvQbPspKQgp3JnMcAtlclh3fRT7PtQmKMjO8 kMzN9pUWSXiPHN0Igjtbc0SrFrARXK7rICodSrmn0GoSNOxSXONmltgvt0R6ojxsIscL yuhdvrTv8VMaO34WCPtkApufLDPJ1LxAyaAtrloMLnQ2+W7qBR1sh637ih1W1DDu/Qx/ b7DQ== X-Gm-Message-State: ALoCoQla97R8ckMA23WtMOHZgsgf995BKm/l/qztynIcWFxK/lNzynfmslTjtlvyW5MCWQIYCwZu X-Received: by 10.58.43.170 with SMTP id x10mr14867774vel.36.1398756128940; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.93.11 with SMTP id c11ls2804552qge.55.gmail; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) X-Received: by 10.58.96.36 with SMTP id dp4mr28533161veb.21.1398756128774; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) Received: from mail-ve0-f176.google.com (mail-ve0-f176.google.com [209.85.128.176]) by mx.google.com with ESMTPS id u5si4296202vdo.166.2014.04.29.00.22.08 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 29 Apr 2014 00:22:08 -0700 (PDT) Received-SPF: none (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) client-ip=209.85.128.176; Received: by mail-ve0-f176.google.com with SMTP id db11so9371864veb.35 for ; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) X-Received: by 10.52.166.102 with SMTP id zf6mr23871983vdb.2.1398756128689; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp174930vcb; Tue, 29 Apr 2014 00:22:08 -0700 (PDT) X-Received: by 10.66.150.228 with SMTP id ul4mr30891800pab.16.1398756127741; Tue, 29 Apr 2014 00:22:07 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id zm10si12041359pbc.318.2014.04.29.00.22.07; Tue, 29 Apr 2014 00:22:07 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755959AbaD2HVy (ORCPT + 28 others); Tue, 29 Apr 2014 03:21:54 -0400 Received: from mail-wg0-f52.google.com ([74.125.82.52]:45125 "EHLO mail-wg0-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755814AbaD2HVv (ORCPT ); Tue, 29 Apr 2014 03:21:51 -0400 Received: by mail-wg0-f52.google.com with SMTP id x12so1876289wgg.11 for ; Tue, 29 Apr 2014 00:21:50 -0700 (PDT) X-Received: by 10.180.228.42 with SMTP id sf10mr18759984wic.33.1398756110373; Tue, 29 Apr 2014 00:21:50 -0700 (PDT) Received: from lee--X1.home (host109-148-238-223.range109-148.btcentralplus.com. [109.148.238.223]) by mx.google.com with ESMTPSA id f7sm29736303wjy.24.2014.04.29.00.21.48 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 29 Apr 2014 00:21:49 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, Kishon Vijay Abraham I Subject: [PATCH 1/4] phy: miphy365x: Add Device Tree bindings for the MiPHY365x Date: Tue, 29 Apr 2014 08:21:31 +0100 Message-Id: <1398756095-32542-2-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1398756095-32542-1-git-send-email-lee.jones@linaro.org> References: <1398756095-32542-1-git-send-email-lee.jones@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The MiPHY365x is a Generic PHY which can serve various SATA or PCIe devices. It has 2 ports which it can use for either; both SATA, both PCIe or one of each in any configuration. Cc: Kishon Vijay Abraham I Acked-by: Mark Rutland Acked-by: Alexandre Torgue Signed-off-by: Lee Jones --- .../devicetree/bindings/phy/phy-miphy365x.txt | 62 ++++++++++++++++++++++ 1 file changed, 62 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/phy-miphy365x.txt diff --git a/Documentation/devicetree/bindings/phy/phy-miphy365x.txt b/Documentation/devicetree/bindings/phy/phy-miphy365x.txt new file mode 100644 index 0000000..cb39de1 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/phy-miphy365x.txt @@ -0,0 +1,62 @@ +STMicroelectronics STi MIPHY365x PHY binding +============================================ + +This binding describes a miphy device that is used to control PHY hardware +for SATA and PCIe. + +Required properties: +- compatible : Should be "st,miphy365x-phy" +- #phy-cells : Should be 2 (See second example) + First cell is the port number from: + - MIPHY_PORT_0 + - MIPHY_PORT_1 + Second cell is device type from: + - MIPHY_TYPE_SATA + - MIPHY_TYPE_PCI +- reg : Address and length of register sets for each device in + "reg-names" +- reg-names : The names of the register addresses corresponding to the + registers filled in "reg", from: + - sata0: For SATA port 0 registers + - sata1: For SATA port 1 registers + - pcie0: For PCIE port 0 registers + - pcie1: For PCIE port 1 registers +- st,syscfg : Should be a phandle of the system configuration register group + which contain the SATA, PCIe mode setting bits + +Optional properties: +- st,sata-gen : Generation of locally attached SATA IP. Expected values + are {1,2,3). If not supplied generation 1 hardware will + be expected +- st,pcie-tx-pol-inv : Bool property to invert the polarity PCIe Tx (Txn/Txp) +- st,sata-tx-pol-inv : Bool property to invert the polarity SATA Tx (Txn/Txp) + +Example: + + miphy365x_phy: miphy365x@fe382000 { + compatible = "st,miphy365x-phy"; + #phy-cells = <2>; + reg = <0xfe382000 0x100>, + <0xfe38a000 0x100>, + <0xfe394000 0x100>, + <0xfe804000 0x100>; + reg-names = "sata0", "sata1", "pcie0", "pcie1"; + st,syscfg = <&syscfg_rear>; + }; + +Specifying phy control of devices +================================= + +Device nodes should specify the configuration required in their "phys" +property, containing a phandle to the miphy device node, a port number +and a device type. + +Example: + +#include + + sata0: sata@fe380000 { + ... + phys = <&miphy365x_phy MIPHY_PORT_0 MIPHY_TYPE_SATA>; + ... + };