From patchwork Thu Mar 20 11:52:51 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marc Zyngier X-Patchwork-Id: 26680 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f72.google.com (mail-oa0-f72.google.com [209.85.219.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 227E920143 for ; Thu, 20 Mar 2014 11:54:10 +0000 (UTC) Received: by mail-oa0-f72.google.com with SMTP id eb12sf3022817oac.7 for ; Thu, 20 Mar 2014 04:54:09 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:subject:date:message-id :in-reply-to:references:cc:precedence:list-id:list-unsubscribe :list-archive:list-post:list-help:list-subscribe:mime-version:sender :errors-to:x-original-sender:x-original-authentication-results :mailing-list:content-type:content-transfer-encoding; bh=aAfeZBTwx9RJGhpXzNLNzHShHrAZ/iUX1bo/9YwOY+w=; b=jYmqo1/fLVrgsBE5DYO0z57mQoyl8hHBLpsX+fU44AHVu25DzfkRZ8+e1lHP68mMym HY2kRP79W6576eY34PWqRbwIQe2I4sZNmrrKDF5hgXLB0uhQXbwpzJL8IRzEC5rJQg/W pTYoo/9l7/c7rsLnTpWgNeiIJ3hvt8M4O9hQhdvGGCrg1LdDEIUPOfDrJoIWSrollJFY 3KC/RBM6N+KlARzYbYpqOhUJWDH4fHe+tynWWqBiYDt2Ae9uwwAxLq+FeNqQuyFoNYcY NFDORkcSktI75m6AxwSrcnlEzbgoGrZDM4I/sJz5CyiIV5GLqPaeqan+eBAxCSIMYS0B g3rQ== X-Gm-Message-State: ALoCoQnr5HX4vIFXGAuSxJWr3jEdtGz1iXfVi/dJxwc291dKFnXxjQyD7HH25QN93+APyLw4DaiT X-Received: by 10.182.79.194 with SMTP id l2mr1914269obx.43.1395316449567; Thu, 20 Mar 2014 04:54:09 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.38.47 with SMTP id s44ls224960qgs.70.gmail; Thu, 20 Mar 2014 04:54:09 -0700 (PDT) X-Received: by 10.52.242.167 with SMTP id wr7mr4104568vdc.32.1395316449454; Thu, 20 Mar 2014 04:54:09 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id b7si362975vev.148.2014.03.20.04.54.09 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 20 Mar 2014 04:54:09 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.180 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id lf12so786734vcb.11 for ; Thu, 20 Mar 2014 04:54:09 -0700 (PDT) X-Received: by 10.220.191.134 with SMTP id dm6mr34172708vcb.16.1395316449375; Thu, 20 Mar 2014 04:54:09 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.78.9 with SMTP id i9csp381754vck; Thu, 20 Mar 2014 04:54:08 -0700 (PDT) X-Received: by 10.181.13.11 with SMTP id eu11mr2501710wid.30.1395316447869; Thu, 20 Mar 2014 04:54:07 -0700 (PDT) Received: from casper.infradead.org (casper.infradead.org. [2001:770:15f::2]) by mx.google.com with ESMTPS id eh10si12409768wib.58.2014.03.20.04.54.07 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 20 Mar 2014 04:54:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-kernel-bounces+patch=linaro.org@lists.infradead.org designates 2001:770:15f::2 as permitted sender) client-ip=2001:770:15f::2; Received: from merlin.infradead.org ([2001:4978:20e::2]) by casper.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1WQbXV-0006dx-CG; Thu, 20 Mar 2014 11:53:37 +0000 Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1WQbXS-0005fB-OX; Thu, 20 Mar 2014 11:53:34 +0000 Received: from fw-tnat.austin.arm.com ([217.140.110.23] helo=collaborate-mta1.arm.com) by merlin.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1WQbXO-0005du-Fz for linux-arm-kernel@lists.infradead.org; Thu, 20 Mar 2014 11:53:31 +0000 Received: from e102391-lin.cambridge.arm.com (e102391-lin.cambridge.arm.com [10.1.209.166]) by collaborate-mta1.arm.com (Postfix) with ESMTP id 4F77D1401C5; Thu, 20 Mar 2014 06:53:11 -0500 (CDT) From: Marc Zyngier To: linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu Subject: [PATCH v2 04/19] arm64: boot protocol documentation update for GICv3 Date: Thu, 20 Mar 2014 11:52:51 +0000 Message-Id: <1395316386-12617-5-git-send-email-marc.zyngier@arm.com> X-Mailer: git-send-email 1.8.3.4 In-Reply-To: <1395316386-12617-1-git-send-email-marc.zyngier@arm.com> References: <1395316386-12617-1-git-send-email-marc.zyngier@arm.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20140320_075330_614073_8D10558A X-CRM114-Status: UNSURE ( 9.05 ) X-CRM114-Notice: Please train this message. X-Spam-Score: -1.9 (-) X-Spam-Report: SpamAssassin version 3.3.2 on merlin.infradead.org summary: Content analysis details: (-1.9 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 T_RP_MATCHES_RCVD Envelope sender domain matches handover relay domain -0.0 SPF_PASS SPF: sender matches SPF record -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1% [score: 0.0000] Cc: Catalin Marinas , Will Deacon , Christoffer Dall X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patch=linaro.org@lists.infradead.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: marc.zyngier@arm.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.180 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 Linux has some requirements that must be satisfied in order to boot on a system built with a GICv3. Signed-off-by: Marc Zyngier --- Documentation/arm64/booting.txt | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/arm64/booting.txt b/Documentation/arm64/booting.txt index a9691cc..be765b6 100644 --- a/Documentation/arm64/booting.txt +++ b/Documentation/arm64/booting.txt @@ -131,6 +131,12 @@ Before jumping into the kernel, the following conditions must be met: the kernel image will be entered must be initialised by software at a higher exception level to prevent execution in an UNKNOWN state. + For systems with a GICv3 interrupt controller, it is expected that: + - If EL3 is present, it must program ICC_SRE_EL3.Enable (bit 3) to + 0b1 and ICC_SRE_EL3.SRE (bit 0) to 0b1. + - If the kernel is entered at EL1, EL2 must set ICC_SRE_EL2.Enable + (bit 3) to 0b1 and ICC_SRE_EL2.SRE (bit 0) to 0b1. + The requirements described above for CPU mode, caches, MMUs, architected timers, coherency and system registers apply to all CPUs. All CPUs must enter the kernel in the same exception level.