From patchwork Fri Mar 14 12:53:54 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sachin Kamat X-Patchwork-Id: 26253 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qa0-f72.google.com (mail-qa0-f72.google.com [209.85.216.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id E93322036C for ; Fri, 14 Mar 2014 13:00:23 +0000 (UTC) Received: by mail-qa0-f72.google.com with SMTP id f11sf4952955qae.3 for ; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=Mmo1+8urVB9NCkEDHeLCaYgqB+Y6IeoQz570nmW+gL8=; b=Cq7sJ8MWq1qhuwRf/URplmqGMCoP5DZdxFh7OwDSjTMMzoP+CwpJ1daPs6TYKGDiQH N9rQSsZZz6EXGSQmkBtqXGc/DBIRH/i79Y7QAi2U9zwpfe4HI8CMGmfYk1cc9+NI3FNE bw6D1p30W0YNqRV314cSTvffiZcCCHp1LykgS6mGQpvAFBpfGNmytRFmPgGDXXZX+Ig8 qdeIJYD9eh3WvSwWdTUTn4a+y6hElNDcgCD8th0o0kd+GOq5jGqwF8gt4VlohOhR8JNz du+qMuC02U8dMR3l2xBGkiE5EbVKan69mvzyqYfip/NlxCJI7RMDrufGYHXH9EPx6QyG Zipg== X-Gm-Message-State: ALoCoQmv6aA4GYtDkUy6is7GUdRCnKX64Ocd88XXFhspE9X3lIyaSDnqRqnCufawB1faEqtoZ0EV X-Received: by 10.58.253.72 with SMTP id zy8mr220695vec.10.1394802023678; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.16.165 with SMTP id 34ls560022qgb.30.gmail; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) X-Received: by 10.58.38.166 with SMTP id h6mr6267793vek.22.1394802023629; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) Received: from mail-vc0-f178.google.com (mail-vc0-f178.google.com [209.85.220.178]) by mx.google.com with ESMTPS id is3si541524vec.153.2014.03.14.06.00.23 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 14 Mar 2014 06:00:23 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.178 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.178; Received: by mail-vc0-f178.google.com with SMTP id im17so2661335vcb.37 for ; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) X-Received: by 10.52.78.231 with SMTP id e7mr869942vdx.28.1394802023506; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.78.9 with SMTP id i9csp16510vck; Fri, 14 Mar 2014 06:00:23 -0700 (PDT) X-Received: by 10.67.22.100 with SMTP id hr4mr9098972pad.112.1394802021383; Fri, 14 Mar 2014 06:00:21 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bq3si5613914pbd.296.2014.03.14.06.00.20; Fri, 14 Mar 2014 06:00:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-samsung-soc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754502AbaCNNAI (ORCPT + 8 others); Fri, 14 Mar 2014 09:00:08 -0400 Received: from mail-pa0-f54.google.com ([209.85.220.54]:33679 "EHLO mail-pa0-f54.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754350AbaCNNAH (ORCPT ); Fri, 14 Mar 2014 09:00:07 -0400 Received: by mail-pa0-f54.google.com with SMTP id lf10so2611478pab.13 for ; Fri, 14 Mar 2014 06:00:07 -0700 (PDT) X-Received: by 10.67.13.134 with SMTP id ey6mr9150644pad.44.1394802006827; Fri, 14 Mar 2014 06:00:06 -0700 (PDT) Received: from linaro.sisodomain.com ([115.113.119.130]) by mx.google.com with ESMTPSA id yk4sm16525301pbc.16.2014.03.14.06.00.04 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 14 Mar 2014 06:00:06 -0700 (PDT) From: Sachin Kamat To: linux-arm-kernel@lists.infradead.org Cc: linux-samsung-soc@vger.kernel.org, t.figa@samsung.com, mturquette@linaro.org, sachin.kamat@linaro.org Subject: [PATCH 1/1] clk: exynos5420: Register APLL rate table Date: Fri, 14 Mar 2014 18:23:54 +0530 Message-Id: <1394801634-887-1-git-send-email-sachin.kamat@linaro.org> X-Mailer: git-send-email 1.7.9.5 Sender: linux-samsung-soc-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: sachin.kamat@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.178 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Register APLL rate table in Exynos5420 clock driver. Will be required for the CPUFreq driver. Signed-off-by: Sachin Kamat --- drivers/clk/samsung/clk-exynos5420.c | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c index 7fd6bea467fd..358513724adc 100644 --- a/drivers/clk/samsung/clk-exynos5420.c +++ b/drivers/clk/samsung/clk-exynos5420.c @@ -775,6 +775,30 @@ static struct of_device_id ext_clk_match[] __initdata = { { }, }; +static const struct samsung_pll_rate_table apll_24mhz_tbl[] = { + /* sorted in descending order */ + /* PLL_35XX_RATE(rate, m, p, s) */ + PLL_35XX_RATE(2000000000, 250, 3, 0), + PLL_35XX_RATE(1900000000, 475, 6, 0), + PLL_35XX_RATE(1800000000, 225, 3, 0), + PLL_35XX_RATE(1700000000, 425, 6, 0), + PLL_35XX_RATE(1600000000, 200, 3, 0), + PLL_35XX_RATE(1500000000, 250, 4, 0), + PLL_35XX_RATE(1400000000, 175, 3, 0), + PLL_35XX_RATE(1300000000, 325, 6, 0), + PLL_35XX_RATE(1200000000, 200, 2, 1), + PLL_35XX_RATE(1100000000, 275, 3, 1), + PLL_35XX_RATE(1000000000, 250, 3, 1), + PLL_35XX_RATE(900000000, 150, 2, 1), + PLL_35XX_RATE(800000000, 200, 3, 1), + PLL_35XX_RATE(700000000, 175, 3, 1), + PLL_35XX_RATE(600000000, 200, 2, 2), + PLL_35XX_RATE(500000000, 250, 3, 2), + PLL_35XX_RATE(400000000, 200, 3, 2), + PLL_35XX_RATE(300000000, 200, 2, 3), + PLL_35XX_RATE(200000000, 200, 3, 3), +}; + /* register exynos5420 clocks */ static void __init exynos5420_clk_init(struct device_node *np) { @@ -790,6 +814,10 @@ static void __init exynos5420_clk_init(struct device_node *np) samsung_clk_of_register_fixed_ext(exynos5420_fixed_rate_ext_clks, ARRAY_SIZE(exynos5420_fixed_rate_ext_clks), ext_clk_match); + + if (_get_rate("fin_pll") == 24 * MHZ) + exynos5420_plls[apll].rate_table = apll_24mhz_tbl; + samsung_clk_register_pll(exynos5420_plls, ARRAY_SIZE(exynos5420_plls), reg_base); samsung_clk_register_fixed_rate(exynos5420_fixed_rate_clks,