From patchwork Wed Oct 10 11:42:27 2012 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ulf Hansson X-Patchwork-Id: 12096 Return-Path: X-Original-To: patchwork@peony.canonical.com Delivered-To: patchwork@peony.canonical.com Received: from fiordland.canonical.com (fiordland.canonical.com [91.189.94.145]) by peony.canonical.com (Postfix) with ESMTP id E0E1C1A55A1 for ; Wed, 10 Oct 2012 11:43:13 +0000 (UTC) Received: from mail-ie0-f180.google.com (mail-ie0-f180.google.com [209.85.223.180]) by fiordland.canonical.com (Postfix) with ESMTP id 8F614A19067 for ; Wed, 10 Oct 2012 11:43:13 +0000 (UTC) Received: by mail-ie0-f180.google.com with SMTP id e10so635489iej.11 for ; Wed, 10 Oct 2012 04:43:13 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-forwarded-to:x-forwarded-for:delivered-to:received-spf:from:to:cc :subject:date:message-id:x-mailer:in-reply-to:references :mime-version:content-type:x-gm-message-state; bh=XmPjVju2xiVGiQ+19D/Rhkt6ori+PmTKiOf5gt2DWik=; b=RNDWy/7BPGQkGCmY3lWAoU3GjJtgOcMHtdJ8Pvk2fit9P2kHz5k+VkHBXaCFQ7UVuy Ah0WL4RWdgQztzWMkPWEmfIzUipCHyvmK9z7DWAvI8VEV6b+0u/5slwVsu/t7sqMbeWb pa6G10rBn/c+Yo7+ZYp2a+KAvlpNRn0Ehn4OBEBldkiiKpmDIZ4JE/GDZPXe8NmSmHrU vTh3MqsF789OFZvPgsLs4/rP2nkwrHxTp10d3y7Uj+oyA681qXRvn5q1uYgWFGZYmdbS i3N4Pfr7H1I2/kd/takATOEelSASAL6sPQm1+kXplziCCnaX14DF205YFhcBFbDlVdN5 Rd6w== Received: by 10.50.157.201 with SMTP id wo9mr4843058igb.57.1349869393321; Wed, 10 Oct 2012 04:43:13 -0700 (PDT) X-Forwarded-To: linaro-patchwork@canonical.com X-Forwarded-For: patch@linaro.org linaro-patchwork@canonical.com Delivered-To: patches@linaro.org Received: by 10.50.67.148 with SMTP id n20csp209125igt; Wed, 10 Oct 2012 04:43:12 -0700 (PDT) Received: by 10.14.194.136 with SMTP id m8mr31939205een.10.1349869392018; Wed, 10 Oct 2012 04:43:12 -0700 (PDT) Received: from eu1sys200aog119.obsmtp.com (eu1sys200aog119.obsmtp.com [207.126.144.147]) by mx.google.com with SMTP id z46si643652eeo.16.2012.10.10.04.43.03 (version=TLSv1/SSLv3 cipher=OTHER); Wed, 10 Oct 2012 04:43:12 -0700 (PDT) Received-SPF: neutral (google.com: 207.126.144.147 is neither permitted nor denied by best guess record for domain of ulf.hansson@stericsson.com) client-ip=207.126.144.147; Authentication-Results: mx.google.com; spf=neutral (google.com: 207.126.144.147 is neither permitted nor denied by best guess record for domain of ulf.hansson@stericsson.com) smtp.mail=ulf.hansson@stericsson.com Received: from beta.dmz-us.st.com ([167.4.1.35]) (using TLSv1) by eu1sys200aob119.postini.com ([207.126.147.11]) with SMTP ID DSNKUHVfRoY5uGXN7+zbe7YXtDG4kiX9kjKH@postini.com; Wed, 10 Oct 2012 11:43:11 UTC Received: from zeta.dmz-us.st.com (ns4.st.com [167.4.16.71]) by beta.dmz-us.st.com (STMicroelectronics) with ESMTP id 8EBA678; Wed, 10 Oct 2012 11:42:20 +0000 (GMT) Received: from relay1.stm.gmessaging.net (unknown [10.230.100.17]) by zeta.dmz-us.st.com (STMicroelectronics) with ESMTP id 6E15C4D; Wed, 10 Oct 2012 07:21:42 +0000 (GMT) Received: from exdcvycastm003.EQ1STM.local (alteon-source-exch [10.230.100.61]) (using TLSv1 with cipher RC4-MD5 (128/128 bits)) (Client CN "exdcvycastm003", Issuer "exdcvycastm003" (not verified)) by relay1.stm.gmessaging.net (Postfix) with ESMTPS id 05B2D24C07C; Wed, 10 Oct 2012 13:42:45 +0200 (CEST) Received: from steludxu1397.lud.stericsson.com (10.230.100.153) by smtp.stericsson.com (10.230.100.1) with Microsoft SMTP Server (TLS) id 8.3.83.0; Wed, 10 Oct 2012 13:42:51 +0200 From: Ulf Hansson To: , Mike Turquette , Mike Turquette , Samuel Ortiz , "Rafael J. Wysocki" Cc: , , Linus Walleij , Lee Jones , Philippe Begnic , Rickard Andersson , Jonas Aberg , Vincent Guittot , Ulf Hansson Subject: [PATCH 6/8] clk: ux500: Support for prcmu_scalable_rate clock Date: Wed, 10 Oct 2012 13:42:27 +0200 Message-ID: <1349869349-8070-7-git-send-email-ulf.hansson@stericsson.com> X-Mailer: git-send-email 1.7.10 In-Reply-To: <1349869349-8070-1-git-send-email-ulf.hansson@stericsson.com> References: <1349869349-8070-1-git-send-email-ulf.hansson@stericsson.com> MIME-Version: 1.0 X-Gm-Message-State: ALoCoQkEs3Tmm1Qpp46dvQ/XU7S+nahRMbZJeQ/9wzbm1qBUDWE7poSEr89zy3zBYSFldpB3QeBp From: Ulf Hansson The prcmu_scalable_rate clock can change rate but is not gateable. Signed-off-by: Ulf Hansson --- drivers/clk/ux500/clk-prcmu.c | 17 +++++++++++++++++ drivers/clk/ux500/clk.h | 6 ++++++ 2 files changed, 23 insertions(+) diff --git a/drivers/clk/ux500/clk-prcmu.c b/drivers/clk/ux500/clk-prcmu.c index 930cdfe..2e5ef7a 100644 --- a/drivers/clk/ux500/clk-prcmu.c +++ b/drivers/clk/ux500/clk-prcmu.c @@ -153,6 +153,13 @@ static struct clk_ops clk_prcmu_gate_ops = { .recalc_rate = clk_prcmu_recalc_rate, }; +static struct clk_ops clk_prcmu_scalable_rate_ops = { + .is_enabled = clk_prcmu_is_enabled, + .recalc_rate = clk_prcmu_recalc_rate, + .round_rate = clk_prcmu_round_rate, + .set_rate = clk_prcmu_set_rate, +}; + static struct clk_ops clk_prcmu_rate_ops = { .is_enabled = clk_prcmu_is_enabled, .recalc_rate = clk_prcmu_recalc_rate, @@ -233,6 +240,16 @@ struct clk *clk_reg_prcmu_gate(const char *name, &clk_prcmu_gate_ops); } +struct clk *clk_reg_prcmu_scalable_rate(const char *name, + const char *parent_name, + u8 cg_sel, + unsigned long rate, + unsigned long flags) +{ + return clk_reg_prcmu(name, parent_name, cg_sel, rate, flags, + &clk_prcmu_scalable_rate_ops); +} + struct clk *clk_reg_prcmu_rate(const char *name, const char *parent_name, u8 cg_sel, diff --git a/drivers/clk/ux500/clk.h b/drivers/clk/ux500/clk.h index 836d7d1..a9e2961 100644 --- a/drivers/clk/ux500/clk.h +++ b/drivers/clk/ux500/clk.h @@ -35,6 +35,12 @@ struct clk *clk_reg_prcmu_gate(const char *name, u8 cg_sel, unsigned long flags); +struct clk *clk_reg_prcmu_scalable_rate(const char *name, + const char *parent_name, + u8 cg_sel, + unsigned long rate, + unsigned long flags); + struct clk *clk_reg_prcmu_rate(const char *name, const char *parent_name, u8 cg_sel,