From patchwork Thu Apr 30 12:08:00 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Viresh Kumar X-Patchwork-Id: 47810 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id CA60D2121F for ; Thu, 30 Apr 2015 12:08:26 +0000 (UTC) Received: by labgx2 with SMTP id gx2sf15015578lab.1 for ; Thu, 30 Apr 2015 05:08:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:in-reply-to:references :sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=HO4UWvCaBY7ykBDSGAy/ckGFHuxp++e26E4Uu4giLug=; b=R6IyQ47DasZN/tV1nfIE8U47jcSFh7Y1x7O5ojQ5FYohJTxt9TPCkPNUayXzyc38mH WwzFCiu8wWlZjMuQM+P/AGqENqfMMQiKHcwAYGO0PAlbyGJFnrpoaEIfNU9rpbzJ1YAc T0YZD0SgNsBBvRIy751jXO5UtDsk9fMJgaVDCUR0FmlJP8nbrmUzYOC9VBkEgsXGrKAT aLXpBH6yycPFdF4qGVD7LG7+51a5n0iz33B/qyVelN7CXPaxu5L3t+AaRCH1GQnBBbyi Nc8jg8J3im64gzRg2xOsIv9xedeP0NuzaG18p2CwqTDHYeaAKrB2caD2LiXnMlLnqlZc LI9A== X-Gm-Message-State: ALoCoQka6beAQaA3ivpjy+Afdi6amfikMqFN4jR60IwoQcdtdlN1QsQ6M0zZ/1NEJulqaMr7CtOE X-Received: by 10.112.171.41 with SMTP id ar9mr2364726lbc.24.1430395705790; Thu, 30 Apr 2015 05:08:25 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.6.73 with SMTP id y9ls366630lay.1.gmail; Thu, 30 Apr 2015 05:08:25 -0700 (PDT) X-Received: by 10.112.16.167 with SMTP id h7mr3606555lbd.124.1430395705643; Thu, 30 Apr 2015 05:08:25 -0700 (PDT) Received: from mail-la0-f48.google.com (mail-la0-f48.google.com. [209.85.215.48]) by mx.google.com with ESMTPS id sa9si1613223lbb.132.2015.04.30.05.08.25 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 30 Apr 2015 05:08:25 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.48 as permitted sender) client-ip=209.85.215.48; Received: by lagv1 with SMTP id v1so42397447lag.3 for ; Thu, 30 Apr 2015 05:08:25 -0700 (PDT) X-Received: by 10.112.13.6 with SMTP id d6mr2206113lbc.117.1430395705564; Thu, 30 Apr 2015 05:08:25 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.67.65 with SMTP id l1csp3071883lbt; Thu, 30 Apr 2015 05:08:24 -0700 (PDT) X-Received: by 10.70.127.171 with SMTP id nh11mr7624209pdb.142.1430395700558; Thu, 30 Apr 2015 05:08:20 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rp11si3249172pab.94.2015.04.30.05.08.19; Thu, 30 Apr 2015 05:08:20 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751191AbbD3MIS (ORCPT + 6 others); Thu, 30 Apr 2015 08:08:18 -0400 Received: from mail-pd0-f171.google.com ([209.85.192.171]:36767 "EHLO mail-pd0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750963AbbD3MIR (ORCPT ); Thu, 30 Apr 2015 08:08:17 -0400 Received: by pdea3 with SMTP id a3so58840501pde.3 for ; Thu, 30 Apr 2015 05:08:17 -0700 (PDT) X-Received: by 10.70.25.37 with SMTP id z5mr7791250pdf.36.1430395697492; Thu, 30 Apr 2015 05:08:17 -0700 (PDT) Received: from localhost ([122.178.211.250]) by mx.google.com with ESMTPSA id fm3sm2062320pdb.28.2015.04.30.05.08.16 (version=TLSv1.2 cipher=RC4-SHA bits=128/128); Thu, 30 Apr 2015 05:08:16 -0700 (PDT) From: Viresh Kumar To: Rafael Wysocki , rob.herring@linaro.org, arnd.bergmann@linaro.org, nm@ti.com, broonie@kernel.org, mike.turquette@linaro.org, sboyd@codeaurora.org Cc: linaro-kernel@lists.linaro.org, linux-pm@vger.kernel.org, grant.likely@linaro.org, olof@lixom.net, Sudeep.Holla@arm.com, devicetree@vger.kernel.org, viswanath.puttagunta@linaro.org, l.stach@pengutronix.de, thomas.petazzoni@free-electrons.com, linux-arm-kernel@lists.infradead.org, ta.omasab@gmail.com, kesavan.abhilash@gmail.com, khilman@linaro.org, santosh.shilimkar@oracle.com, Viresh Kumar Subject: [PATCH V4 2/3] OPP: Allow multiple OPP tables to be passed via DT Date: Thu, 30 Apr 2015 17:38:00 +0530 Message-Id: X-Mailer: git-send-email 2.3.0.rc0.44.ga94655d In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: viresh.kumar@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.48 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , On some platforms (Like Qualcomm's SoCs), it is not decided until runtime on what OPPs to use. The OPP tables can be fixed at compile time, but which table to use is found out only after reading some efuses (sort of an eeprom) and knowing characteristics of the SoC. To support such platform we need to pass multiple OPP tables per device and hardware should be able to choose one and only one table out of those. Update OPP-v2 bindings to support that. Signed-off-by: Viresh Kumar --- Documentation/devicetree/bindings/power/opp.txt | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/power/opp.txt b/Documentation/devicetree/bindings/power/opp.txt index 3b67a5c8d965..07959903ec32 100644 --- a/Documentation/devicetree/bindings/power/opp.txt +++ b/Documentation/devicetree/bindings/power/opp.txt @@ -14,6 +14,9 @@ Devices supporting OPPs must set their "operating-points-v2" property with phandle to a OPP descriptor in their DT node. The OPP core will use this phandle to find the operating points for the device. +Devices may want to choose OPP tables at runtime and so can provide a list of +phandles here. But only *one* of them should be chosen at runtime. + * OPP Descriptor Node @@ -28,6 +31,8 @@ This describes the OPPs belonging to a device. This node can have following reference an OPP. Optional properties: +- opp-name: Name of the OPP table, to uniquely identify it if more than one OPP + table is supplied in "operating-points-v2" property of device. - shared-opp: Indicates that device nodes using this OPP descriptor's phandle switch their DVFS state together, i.e. they share clock/voltage/current lines. Missing property means devices have independent clock/voltage/current lines,