From patchwork Mon Nov 6 13:27:08 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Adhemerval Zanella Netto X-Patchwork-Id: 741392 Delivered-To: patch@linaro.org Received: by 2002:adf:fd90:0:b0:32d:baff:b0ca with SMTP id d16csp1083602wrr; Mon, 6 Nov 2023 05:27:30 -0800 (PST) X-Google-Smtp-Source: AGHT+IEY8HZcNdEpF/mujO6sazTjP3pEvAIGBSAgzdvFIKos/NzKcO//D3DA9skO+gy9UlE4ULwi X-Received: by 2002:a05:6214:c4b:b0:66d:9f6e:ab4d with SMTP id r11-20020a0562140c4b00b0066d9f6eab4dmr30818462qvj.14.1699277249932; Mon, 06 Nov 2023 05:27:29 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1699277249; cv=pass; d=google.com; s=arc-20160816; b=X2cme09hlHOpzDPLmuCMSeJNy7sgD1uPBbD0flNwUNHlpOj+8tCmRYx+3fH/DM9Fcr CkbIM6RxLtvAB+JNEQYiQFTYzhCFktO8URMqnytKZ+Mok6QcfUvMcSKCnPcEPm84eUkR +PhhAW7xx++tYqr9oKvBb52KNZ9CBBNCIZ1t0c+iPUZmasdpSZaCsaT/v/Q4Vib0+vhp XDypy5H9SxrG95vZXGnryJNvKoJ4Qy3fXHKp3Bzzr5PDblIQ9+fplYHQ0w275SxK/6TP 5t16X+FMLEFOfFl04PmN9csFTRpk85WdHbXswnqYW7+nh2q6pq4GeU/tAVXzgubq6Gns jmjQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=DU7GVADg99Hwk54vw+9Jf7Krbt2jfsYfpsChaj/RuNI=; fh=01HD8dtuIqmy9rV/eMJuvD8dAGq4TXBqBjIxWaMzNQI=; b=fog7M2v71ctB4LHRZcJP24C7w7/EoinmyLTHaQUZmblrgDAmaNGRl9UGysQKdTfAcU lnIwPbqgnoNV9r7kGTPGVQGy469S/R2pa28l1PEALJNYJKPnODhqVPfeBg+sJWJorbaM DQMrJgHL9aNh7NlpxcnPote5vZwXc7U/ySGgKHeztf9ZX81scQzWzGTQBYiBTVNBbpjF bAzh6O9rOojp1zC7x4niDWlVDg6TrkqzRvi5GW4NLGhyGKVOsoEz/21/2HMHvgizTP8D F/j37p/B6An7Kr3OSnbbr+DWpKI2wptyuPzJEK2DDMAbh3nFvCa24AgVh9yi9V+iE2ta JbNg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TZ3WPlrx; arc=pass (i=1); spf=pass (google.com: domain of libc-alpha-bounces+patch=linaro.org@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="libc-alpha-bounces+patch=linaro.org@sourceware.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id m11-20020ad4504b000000b00658a46f799dsi5611571qvq.293.2023.11.06.05.27.29 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Nov 2023 05:27:29 -0800 (PST) Received-SPF: pass (google.com: domain of libc-alpha-bounces+patch=linaro.org@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TZ3WPlrx; arc=pass (i=1); spf=pass (google.com: domain of libc-alpha-bounces+patch=linaro.org@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="libc-alpha-bounces+patch=linaro.org@sourceware.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 952463856948 for ; Mon, 6 Nov 2023 13:27:29 +0000 (GMT) X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from mail-qk1-x72b.google.com (mail-qk1-x72b.google.com [IPv6:2607:f8b0:4864:20::72b]) by sourceware.org (Postfix) with ESMTPS id E19C23858C74 for ; Mon, 6 Nov 2023 13:27:21 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org E19C23858C74 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=linaro.org ARC-Filter: OpenARC Filter v1.0.0 sourceware.org E19C23858C74 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2607:f8b0:4864:20::72b ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1699277243; cv=none; b=EEvEuxJ76pKvAhSQwtuWkaAuvx4+uNSNSA3LHzb3juUrqrHrRLd8dgIe2Xrxl/0MWKSMNXBLubIxh/d+2yjudZgcJvpkaU1mJxIYY6D0SZlAREStPmZsThrLVyLL92i+gvBRLq0YKQQ2l64E4vu1cEGpJUrQvYyziEfyc16CILg= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1699277243; c=relaxed/simple; bh=7mPoHnwYiGVBHfD5WnJOfbkhucyqlQLImZn965fw2Y0=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=IW8oPFHIuKlLajGXKbzlLOsivU0dctuvSgNfDsNVj4ccqMUG86OEccIzOJSaSmbLuohdYyfL8GUUUc00tLwwoU+ZyUVaUZ2Wg5DVS3b2uhd3Qtfrge4vw7BeDtN2TiC0LYjg3wzoU7n5GOa9O5VxLtCCtER16AfWZqV0T1rsVb4= ARC-Authentication-Results: i=1; server2.sourceware.org Received: by mail-qk1-x72b.google.com with SMTP id af79cd13be357-7789cb322deso289902485a.3 for ; Mon, 06 Nov 2023 05:27:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1699277240; x=1699882040; darn=sourceware.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=DU7GVADg99Hwk54vw+9Jf7Krbt2jfsYfpsChaj/RuNI=; b=TZ3WPlrxG3EA2j4yYmVGqs1r4iY7/xP672Gwpuhffj3rBpcsQWTjrt15jf7UgIwM29 3OtyK3pOyGPhWWoyth6Z5GJ42VZ+XwTdTRheijwhpmxcpRq2RU9kc8U0ZfAJyg0YveNI 8jbTFnqcffnDbVlmcKlAKHSVzB9ufkRaCdNCRjqj/qlWYry/KsjqIVSuPpzhMmE1znVg 7+mjapDHeQgdErAbW92R4dnkychv5S6THWdYbrreXs46taHyZh1vHy7o++vNeqF+DDvO uiZOqk3qOwxWf8CmR+VT2kq6Urk9LOqPRRSS0JSOAFVfjhYs7VznJLz0mUPRZTq8czp5 8xAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1699277240; x=1699882040; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DU7GVADg99Hwk54vw+9Jf7Krbt2jfsYfpsChaj/RuNI=; b=GTmp++BhtC6SlY0QMOZMjSb9/89qWyU9GuQ64Ee+b5mHFZc13O+IM2c6YpM5P0+/s8 zEUFAuGOB449ByqQMp5M9/UAozmwzO6W0SknEfzAJ14U3c5nMT+yiIBab7yqweGOsmor I53Otls6DNR4qwyz+JNNnSZrCbSTXKyzTQChhzQ+EZ3GbZkZIUqptUJOwLBgd+di7IwV dMEBnSsHSDVmChUktaT8tNCKbJx9+jX0YMh86XVvq602WizeEMHDXBLxp+lhyOCRA98v 6ZtwMVo2J5LyUAbm/El0SR16kT0/k0uwrzF6Xjkr6sT9uOHwL5+97pdRICAEntjqm3iD 92jA== X-Gm-Message-State: AOJu0YwE6mUlGl7dBLLi+kHi8n6MkR4zelrABjAsuMJmlIRo1Von6BeK N19bm5K8jEYjja1C/noSh0FPG8afpw1lUnE8odUzhg== X-Received: by 2002:a05:620a:2697:b0:77a:4606:7541 with SMTP id c23-20020a05620a269700b0077a46067541mr18079113qkp.56.1699277240473; Mon, 06 Nov 2023 05:27:20 -0800 (PST) Received: from mandiga.. ([2804:1b3:a7c0:a715:c1a0:7281:6384:2ee9]) by smtp.gmail.com with ESMTPSA id k3-20020a05620a142300b0076f12fcb0easm3272722qkj.2.2023.11.06.05.27.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Nov 2023 05:27:19 -0800 (PST) From: Adhemerval Zanella To: libc-alpha@sourceware.org, Bruno Haible Subject: [PATCH v2 2/7] i686: Do not raise exception traps on fesetexcept (BZ 30989) Date: Mon, 6 Nov 2023 10:27:08 -0300 Message-Id: <20231106132713.953501-3-adhemerval.zanella@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231106132713.953501-1-adhemerval.zanella@linaro.org> References: <20231106132713.953501-1-adhemerval.zanella@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: libc-alpha-bounces+patch=linaro.org@sourceware.org According to ISO C23 (7.6.4.4), fesetexcept is supposed to set floating-point exception flags without raising a trap (unlike feraiseexcept, which is supposed to raise a trap if feenableexcept was called with the appropriate argument). The flags can be set in the 387 unit or in the SSE unit. To set a flag, it is sufficient to do it in the SSE unit, because that is guaranteed to not trap. However, on i386 CPUs that have only a 387 unit, set the flags in the 387, as long as this cannot trap. Checked on i686-linux-gnu. Reviewed-by: Carlos O'Donell --- math/test-fesetexcept-traps.c | 28 ++++++++++++--- sysdeps/i386/fpu/fesetexcept.c | 46 +++++++++++++++++++++--- sysdeps/i386/fpu/math-tests-trap-force.h | 29 +++++++++++++++ sysdeps/x86/fpu/test-fenv-sse-2.c | 23 +++--------- 4 files changed, 100 insertions(+), 26 deletions(-) create mode 100644 sysdeps/i386/fpu/math-tests-trap-force.h diff --git a/math/test-fesetexcept-traps.c b/math/test-fesetexcept-traps.c index 96f6c4752f..8a5c0bca80 100644 --- a/math/test-fesetexcept-traps.c +++ b/math/test-fesetexcept-traps.c @@ -19,6 +19,7 @@ #include #include #include +#include static int do_test (void) @@ -41,8 +42,28 @@ do_test (void) /* Verify fesetexcept does not cause exception traps. For architectures where setting the exception might result in traps the function should - return a nonzero value. */ - ret = fesetexcept (FE_ALL_EXCEPT); + return a nonzero value. + Also check if the function does not alter the exception mask. */ + { + int exc_before = fegetexcept (); + ret = fesetexcept (FE_ALL_EXCEPT); + int exc_after = fegetexcept (); + if (exc_before != exc_after) + { + puts ("fesetexcept (FE_ALL_EXCEPT) changed the exceptions mask"); + return 1; + } + } + + /* Execute some floating-point operations, since on some CPUs exceptions + triggers a trap only at the next floating-point instruction. */ + volatile double a = 1.0; + volatile double b = a + a; + math_force_eval (b); + volatile long double al = 1.0L; + volatile long double bl = al + al; + math_force_eval (bl); + if (ret == 0) puts ("fesetexcept (FE_ALL_EXCEPT) succeeded"); else if (!EXCEPTION_SET_FORCES_TRAP) @@ -61,5 +82,4 @@ do_test (void) return result; } -#define TEST_FUNCTION do_test () -#include "../test-skeleton.c" +#include diff --git a/sysdeps/i386/fpu/fesetexcept.c b/sysdeps/i386/fpu/fesetexcept.c index 18949e982a..58f577d93d 100644 --- a/sysdeps/i386/fpu/fesetexcept.c +++ b/sysdeps/i386/fpu/fesetexcept.c @@ -17,15 +17,53 @@ . */ #include +#include int fesetexcept (int excepts) { - fenv_t temp; + /* The flags can be set in the 387 unit or in the SSE unit. To set a flag, + it is sufficient to do it in the SSE unit, because that is guaranteed to + not trap. However, on i386 CPUs that have only a 387 unit, set the flags + in the 387, as long as this cannot trap. */ - __asm__ ("fnstenv %0" : "=m" (*&temp)); - temp.__status_word |= excepts & FE_ALL_EXCEPT; - __asm__ ("fldenv %0" : : "m" (*&temp)); + excepts &= FE_ALL_EXCEPT; + + if (CPU_FEATURE_USABLE (SSE)) + { + /* Get the control word of the SSE unit. */ + unsigned int mxcsr; + __asm__ ("stmxcsr %0" : "=m" (*&mxcsr)); + + /* Set relevant flags. */ + mxcsr |= excepts; + + /* Put the new data in effect. */ + __asm__ ("ldmxcsr %0" : : "m" (*&mxcsr)); + } + else + { + fenv_t temp; + + /* Note: fnstenv masks all floating-point exceptions until the fldenv + or fldcw below. */ + __asm__ ("fnstenv %0" : "=m" (*&temp)); + + /* Set relevant flags. */ + temp.__status_word |= excepts; + + if ((~temp.__control_word) & excepts) + { + /* Setting the exception flags may trigger a trap (at the next + floating-point instruction, but that does not matter). + ISO C23 (7.6.4.4) does not allow it. */ + __asm__ volatile ("fldcw %0" : : "m" (*&temp.__control_word)); + return -1; + } + + /* Store the new status word (along with the rest of the environment). */ + __asm__ ("fldenv %0" : : "m" (*&temp)); + } return 0; } diff --git a/sysdeps/i386/fpu/math-tests-trap-force.h b/sysdeps/i386/fpu/math-tests-trap-force.h new file mode 100644 index 0000000000..f41e1ffc2d --- /dev/null +++ b/sysdeps/i386/fpu/math-tests-trap-force.h @@ -0,0 +1,29 @@ +/* Configuration for math tests: support for setting exception flags + without causing enabled traps. i686 version. + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#ifndef I386_FPU_MATH_TESTS_TRAP_FORCE_H +#define I386_FPU_MATH_TESTS_TRAP_FORCE_H 1 + +#include + +/* Setting exception flags in FPU Status Register results in enabled traps for + those exceptions being taken. */ +#define EXCEPTION_SET_FORCES_TRAP !CPU_FEATURE_USABLE (SSE) + +#endif /* math-tests-trap-force.h. */ diff --git a/sysdeps/x86/fpu/test-fenv-sse-2.c b/sysdeps/x86/fpu/test-fenv-sse-2.c index f3e820b6ed..7a0503790f 100644 --- a/sysdeps/x86/fpu/test-fenv-sse-2.c +++ b/sysdeps/x86/fpu/test-fenv-sse-2.c @@ -22,17 +22,8 @@ #include #include #include - -static bool -have_sse2 (void) -{ - unsigned int eax, ebx, ecx, edx; - - if (!__get_cpuid (1, &eax, &ebx, &ecx, &edx)) - return false; - - return (edx & bit_SSE2) != 0; -} +#include +#include static uint32_t get_sse_mxcsr (void) @@ -164,13 +155,9 @@ sse_tests (void) static int do_test (void) { - if (!have_sse2 ()) - { - puts ("CPU does not support SSE2, cannot test"); - return 0; - } + if (!CPU_FEATURE_USABLE (SSE2)) + FAIL_UNSUPPORTED ("CPU does not support SSE2"); return sse_tests (); } -#define TEST_FUNCTION do_test () -#include +#include