From patchwork Fri Nov 13 16:59:11 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jim Wilson X-Patchwork-Id: 56522 Delivered-To: patch@linaro.org Received: by 10.112.155.196 with SMTP id vy4csp1156884lbb; Fri, 13 Nov 2015 08:59:26 -0800 (PST) X-Received: by 10.66.121.110 with SMTP id lj14mr32925672pab.61.1447433966803; Fri, 13 Nov 2015 08:59:26 -0800 (PST) Return-Path: Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id wu9si28441649pab.215.2015.11.13.08.59.26 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 13 Nov 2015 08:59:26 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-return-414032-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-return-414032-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom=gcc-patches-return-414032-patch=linaro.org@gcc.gnu.org; dkim=pass header.i=@gcc.gnu.org DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender :mime-version:in-reply-to:references:date:message-id:subject :from:to:cc:content-type; q=dns; s=default; b=ttIOXNrHQcTf403KET dx2ao2L2TH/2SiqpiT13P0/NTQnN0lKwJnot2ZpaAXiSw+myQhJemG2ymwhvTkuS OFBaFYLEd00Q0ZgZTg2Lg9kIClWeR9btN506aTmroPWi7kkUCPu/iPj3VA++1+kJ E/QYbKcQehSlXtXOG4ZSIxA6A= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender :mime-version:in-reply-to:references:date:message-id:subject :from:to:cc:content-type; s=default; bh=KRsCPXLq765UNQlJ5KCkssqz 0yo=; b=bv4amyMiNn/XBuvn0webG3ClTBJ8gpSOj6x6ImJprYdO9UUK5Ts5G5hm p01MhbU3ZrWt0njD8wGuwdOxNifMOyti+1ZgqRQ71IC9zhtLwACoQCTL7MMFbgpM WfycXeeDe80xYvFugE9iNdqxPuh6H5uIXeHm2t9rHIuRlbPuJLQ= Received: (qmail 78695 invoked by alias); 13 Nov 2015 16:59:15 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 78681 invoked by uid 89); 13 Nov 2015 16:59:14 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-2.3 required=5.0 tests=AWL, BAYES_00, RCVD_IN_DNSWL_LOW, SPF_PASS autolearn=ham version=3.3.2 X-HELO: mail-ob0-f180.google.com Received: from mail-ob0-f180.google.com (HELO mail-ob0-f180.google.com) (209.85.214.180) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with (AES128-GCM-SHA256 encrypted) ESMTPS; Fri, 13 Nov 2015 16:59:13 +0000 Received: by obbww6 with SMTP id ww6so78104647obb.0 for ; Fri, 13 Nov 2015 08:59:11 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:in-reply-to:references:date :message-id:subject:from:to:cc:content-type; bh=o2A5Jt1NeVkPSeYHN7uc9ebNFHvbbkcsNQFiQoRTc1c=; b=E1jbwvnrf3aw6VL9Lbrg3blMGihF8YQ1dys0xW7rtD9+TG1+RwoXGuo16Hkg5SFvpQ droTx7EYCG34tAWI/S1nB1X6DWQwVDnbtypTQdBYcs6X9wSSld1GcgVVCM9+f2fqzokF FdPSbUCy1Z9Jtyn+l0CvbYU7b14XUZ4HVA0AFq21EYnIYPgroW8TIbuUn0na4R38rZUI 5RGnGP500kTukWlsFfAioi0216ZtVZ/P/STkgxebXKNWOocOZ0OQEUPzQB7jnjxLNmOt dRqsPFC9NJ5pOyPrVAF+B8ykYaBVeKRmWz4Risud7JGZcgZ57oupHM0ULkjjhtXMIMzv IZiw== X-Gm-Message-State: ALoCoQn2+OU9+bI1MewgQEoZP4YEelM1VUI2r9L8ncNnk4ePJyGuOx3fS9kw3AxV4edaWzsno2Vh MIME-Version: 1.0 X-Received: by 10.182.131.132 with SMTP id om4mr14621072obb.72.1447433951680; Fri, 13 Nov 2015 08:59:11 -0800 (PST) Received: by 10.76.93.197 with HTTP; Fri, 13 Nov 2015 08:59:11 -0800 (PST) In-Reply-To: References: Date: Fri, 13 Nov 2015 08:59:11 -0800 Message-ID: Subject: Re: [PATCH] [ARM/Aarch64] add initial Qualcomm support From: Jim Wilson To: Ramana Radhakrishnan Cc: "gcc-patches@gcc.gnu.org" On Thu, Nov 12, 2015 at 8:15 AM, Ramana Radhakrishnan wrote: > This is OK to go in with a follow up to handle this cpu in t-aprofile > similar to the other cpus in there - for bonus points please deal with > the exynos core at the same time if not already done. This was tested with a arm-eabi cross compiler build configured --with-multilib-list=aprofile, and then using ./xgcc -B./ -mcpu=X --print-libgcc to verify that processor names map to the correct libgcc multilib. Jim 2015-11-12 Jim Wilson * gcc/config/arm/t-aprofile (MULTILIB_MATCHES): Add lines for exynos-m1 and qdf24xx to match -march=armv8-a. Index: gcc/config/arm/t-aprofile =================================================================== --- gcc/config/arm/t-aprofile (revision 230283) +++ gcc/config/arm/t-aprofile (working copy) @@ -91,6 +91,8 @@ MULTILIB_MATCHES += march?armv8-a=mcpu?corte MULTILIB_MATCHES += march?armv8-a=mcpu?cortex-a57.cortex-a53 MULTILIB_MATCHES += march?armv8-a=mcpu?cortex-a72 MULTILIB_MATCHES += march?armv8-a=mcpu?cortex-a72.cortex-a53 +MULTILIB_MATCHES += march?armv8-a=mcpu?exynos-m1 +MULTILIB_MATCHES += march?armv8-a=mcpu?qdf24xx # Arch Matches MULTILIB_MATCHES += march?armv8-a=march?armv8-a+crc