From patchwork Fri May 30 15:26:15 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ramana Radhakrishnan X-Patchwork-Id: 31199 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ig0-f200.google.com (mail-ig0-f200.google.com [209.85.213.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id B2FC120068 for ; Fri, 30 May 2014 15:26:35 +0000 (UTC) Received: by mail-ig0-f200.google.com with SMTP id uy17sf2925450igb.3 for ; Fri, 30 May 2014 08:26:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:mailing-list:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:sender :delivered-to:message-id:date:from:user-agent:mime-version:to :subject:x-original-sender:x-original-authentication-results :content-type; bh=13Ydfs7l+xqKWOu8aBpIsk7Jeqs0TZyJwsDz2RFaxKg=; b=RqdrOuPrCdJrCDkXCrHHXYWU3wrOfZYoe57f+pN/4KOs+X2X0Y+L7/jufl652VefQ8 dgrbTUPLVd/uzTihbE39hacCoh7WR6uUrqrFacNtMYojNunu2n29yRFPdoqhP1MSdvaT 80RILFU2VRsE6sN/MULTKc38HXTnGfSn0zLYJCVxBJsnsoyaP7yrn9om++96j9nx4+rB 51AuxNgI3vNwunBNDLqiyUjIO3MWlAEJlEzi7E4DQmUm1z7NllU+9aeXsn+TsdAiNQN9 Yt0fEhg7HJr6Xkrg+7xuW+1T+Md/8fTaXoiFSf78+wMKJuugWR7T4lrpn+6AphSYh6iX AcpA== X-Gm-Message-State: ALoCoQnIe8kAB+RZJYQKBWwxlGJISW2Zn1l92Y11aVcWa2/2OBfevMNorEnMTuNorNbaQT1x1q9X X-Received: by 10.43.92.195 with SMTP id br3mr5510154icc.1.1401463594377; Fri, 30 May 2014 08:26:34 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.24.42 with SMTP id 39ls1045256qgq.26.gmail; Fri, 30 May 2014 08:26:34 -0700 (PDT) X-Received: by 10.58.160.134 with SMTP id xk6mr1985161veb.64.1401463594201; Fri, 30 May 2014 08:26:34 -0700 (PDT) Received: from mail-ve0-x229.google.com (mail-ve0-x229.google.com [2607:f8b0:400c:c01::229]) by mx.google.com with ESMTPS id ir5si3310810vcb.82.2014.05.30.08.26.34 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 30 May 2014 08:26:34 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2607:f8b0:400c:c01::229 as permitted sender) client-ip=2607:f8b0:400c:c01::229; Received: by mail-ve0-f169.google.com with SMTP id jx11so2326032veb.0 for ; Fri, 30 May 2014 08:26:34 -0700 (PDT) X-Received: by 10.220.53.72 with SMTP id l8mr14777692vcg.16.1401463594061; Fri, 30 May 2014 08:26:34 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp120859vcb; Fri, 30 May 2014 08:26:33 -0700 (PDT) X-Received: by 10.68.139.194 with SMTP id ra2mr19372354pbb.20.1401463592985; Fri, 30 May 2014 08:26:32 -0700 (PDT) Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id ye4si6008586pbc.19.2014.05.30.08.26.32 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 30 May 2014 08:26:32 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-return-368995-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Received: (qmail 12825 invoked by alias); 30 May 2014 15:26:20 -0000 Mailing-List: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 12811 invoked by uid 89); 30 May 2014 15:26:20 -0000 X-Virus-Found: No X-Spam-SWARE-Status: No, score=-2.2 required=5.0 tests=AWL, BAYES_00, RP_MATCHES_RCVD, SPF_PASS autolearn=ham version=3.3.2 X-HELO: collaborate-mta1.arm.com Received: from fw-tnat.austin.arm.com (HELO collaborate-mta1.arm.com) (217.140.110.23) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Fri, 30 May 2014 15:26:18 +0000 Received: from [10.1.209.147] (e104577-lin.cambridge.arm.com [10.1.209.147]) by collaborate-mta1.arm.com (Postfix) with ESMTPS id 649E413F7F3 for ; Fri, 30 May 2014 10:26:16 -0500 (CDT) Message-ID: <5388A317.2050201@arm.com> Date: Fri, 30 May 2014 16:26:15 +0100 From: Ramana Radhakrishnan User-Agent: Mozilla/5.0 (X11; Linux i686 on x86_64; rv:14.0) Gecko/20120713 Thunderbird/14.0 MIME-Version: 1.0 To: "gcc-patches@gcc.gnu.org ;" Subject: [Patch ARM] PR 61154 - Define TARGET_SUPPORTS_WIDE_INT. X-IsSubscribed: yes X-Original-Sender: ramana.radhakrishnan@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2607:f8b0:400c:c01::229 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org; dkim=pass header.i=@gcc.gnu.org X-Google-Group-Id: 836684582541 Hi, This is the simplest patch to fix PR61154 that came after the wide-int merge. I've got a patch stack that tries to audit the use of GEN_INT vs gen_int_mode and the use of CONST_DOUBLE with VOIDmode in the backend but it's still not safe to go and TBH I'd like to deal with that separately given the current state of brokenness in the tree. Tested with a bootstrap again today on top of 211072 and earlier regression tests showed no regressions. Will apply once regression tests finish. regards Ramana Ramana Radhakrishnan * config/arm/arm.h (TARGET_SUPPORTS_WIDE_INT): Define. * config/arm/arm.md (movdi splitter): Replace const_double_operand with immediate_operand. Index: gcc/config/arm/arm.h =================================================================== --- gcc/config/arm/arm.h (revision 211084) +++ gcc/config/arm/arm.h (working copy) @@ -2395,5 +2395,5 @@ extern const char *host_detect_local_cpu #endif #define DRIVER_SELF_SPECS MCPU_MTUNE_NATIVE_SPECS - +#define TARGET_SUPPORTS_WIDE_INT 1 #endif /* ! GCC_ARM_H */ Index: gcc/config/arm/arm.md =================================================================== --- gcc/config/arm/arm.md (revision 211084) +++ gcc/config/arm/arm.md (working copy) @@ -5990,7 +5990,7 @@ (define_insn "*arm_movdi" (define_split [(set (match_operand:ANY64 0 "arm_general_register_operand" "") - (match_operand:ANY64 1 "const_double_operand" ""))] + (match_operand:ANY64 1 "immediate_operand" ""))] "TARGET_32BIT && reload_completed && (arm_const_double_inline_cost (operands[1])