From patchwork Fri Jul 13 16:11:02 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Christophe Lyon X-Patchwork-Id: 141922 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp989564ljj; Fri, 13 Jul 2018 09:14:39 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfljSL3VC8WG5zYDKF2CCSRZJSERu4Q38n0t/KxznD7fZ80K4KamWvNMMVqn1jLhBAsjlYr X-Received: by 2002:a63:455c:: with SMTP id u28-v6mr6719177pgk.210.1531498479580; Fri, 13 Jul 2018 09:14:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531498479; cv=none; d=google.com; s=arc-20160816; b=b5OjHItzIoxXyQjC+aWlCm0YIfjDg0Cc0CrUT9bX3lqgGGz/H+A8lmbsXNxFLUV1ej lQuapTOqIxRoabHiZH0wNWa/dpNEpbA7tG6fw7yJU/EF/DyvOXchf9GOAKkz1+dlfRh2 ahwoeoWI9njpP8TEV37phf8pa45GHEjXB20DeAlb7d4i+Jwq9Xnh40Jjj2z7XY7EGRVh JRCzh1g+5uhgtmuwK/8VYck4D3B93ORwoUYNvDAeGbTXXdh+GTt31CYDFC4OvhTs7ua+ 2dXLmo9by0xaUXTUsQ7E+oWiIAhasi3COzCSo92aNyXs38pDuUfeZTpgQsFvheY6RvVE iA4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:delivered-to:sender:list-help :list-post:list-archive:list-unsubscribe:list-id:precedence :mailing-list:dkim-signature:domainkey-signature :arc-authentication-results; bh=lnLZWCSoHDIPf5RRNt2i4XCuRG5hBLXZnjeOO06zYE8=; b=lShcip86ojrv10W9JCVFPS5GHZEjJXMqChajSIbtvL+RHTN3UGDLqVKwLeKuckEiF8 v2HvovblPFN05ymJdy3A7IbNMqw5AZBREaIFzM9Kq8Ky4y7cft1O1vzxQM1FoxNm50H1 EWCRYWCMsZQGtqnzr1NmA2TeXRG3Krh6JKmwvna6HtRxBT5XYiUEyvQ8ThLCeWNmpmo5 Iym4WwsTZDeqcTjisXxOeiPtySqxCMqjQdslNAOhNP82HxDJKSwTTRyDW3vGife0EM1C pwn/AKVEnPyzVrrKZAtu1CjfUPLy3rmVYOynxlS81lk8XiuWLSPyX5js6/ZKi0goa7Qn rvXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b="OiXNSS9/"; spf=pass (google.com: domain of gcc-patches-return-481517-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom="gcc-patches-return-481517-patch=linaro.org@gcc.gnu.org" Return-Path: Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id q185-v6si23909685pga.322.2018.07.13.09.14.39 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 13 Jul 2018 09:14:39 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-return-481517-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b="OiXNSS9/"; spf=pass (google.com: domain of gcc-patches-return-481517-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom="gcc-patches-return-481517-patch=linaro.org@gcc.gnu.org" DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type:content-transfer-encoding; q=dns; s= default; b=GjtnEFhpKXcVMppVqEMjrnkP6LN9wRalJZzgLm17hV0R2nxyg2PpI h8alObctvcCKIttDNQnGwc5W+UFPq1yrHvuWhm4JYwc/F0KJBoNvrijOVTPJbjuk /afebO3SfM2120A5dK1LgMsblb4Cwv2OZtTeci1H0kWavI5ffpvat8= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type:content-transfer-encoding; s=default; bh=acHNrWMtuDA5ipcNfYW1mnCYp+Q=; b=OiXNSS9/u2Ig9c79uoPMtbbL5xKn CDwOk4UpI/cQOwo/mR74Roc/rELlfMQy9BFR38/9W5OEWzZinTJDT1vukJwlt6na oJTOTB6umeJKOIQRbQsMtloXQujNDGOorxcNAv6uzEFh4Ifk28Szo/lZNF4pZPsJ qR9+kHFhgjaChns= Received: (qmail 24074 invoked by alias); 13 Jul 2018 16:14:26 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 24056 invoked by uid 89); 13 Jul 2018 16:14:25 -0000 Authentication-Results: sourceware.org; auth=none X-Spam-SWARE-Status: No, score=-27.6 required=5.0 tests=BAYES_00, GIT_PATCH_0, GIT_PATCH_1, GIT_PATCH_2, GIT_PATCH_3, RCVD_IN_DNSWL_LOW, SPF_PASS autolearn=ham version=3.3.2 spammy=HContent-Transfer-Encoding:8bit X-HELO: mx07-00178001.pphosted.com Received: from mx08-00178001.pphosted.com (HELO mx07-00178001.pphosted.com) (91.207.212.93) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Fri, 13 Jul 2018 16:14:24 +0000 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w6DGEHGO027804; Fri, 13 Jul 2018 18:14:22 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2k6tcs1aqu-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 13 Jul 2018 18:14:22 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 4898534; Fri, 13 Jul 2018 16:14:21 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node1.st.com [10.75.127.13]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 118A5A6AF; Fri, 13 Jul 2018 16:14:21 +0000 (GMT) Received: from gnb.st.com (10.75.127.48) by SFHDAG5NODE1.st.com (10.75.127.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 13 Jul 2018 18:14:20 +0200 From: To: CC: Subject: [ARM/FDPIC v2 07/21] [ARM] FDPIC: Avoid saving/restoring r9 on stack since it is RO Date: Fri, 13 Jul 2018 18:11:02 +0200 Message-ID: <20180713161136.29104-8-christophe.lyon@st.com> In-Reply-To: <20180713161136.29104-1-christophe.lyon@st.com> References: <20180713161136.29104-1-christophe.lyon@st.com> MIME-Version: 1.0 X-IsSubscribed: yes From: Christophe Lyon 2018-XX-XX Christophe Lyon Mickaël Guêné gcc/ * config/arm/arm.c (arm_compute_save_reg0_reg12_mask): Handle FDPIC. (thumb1_compute_save_core_reg_mask): Likewise. Change-Id: Ib534cf91704cdc740867b46a8fe45fda27894562 -- 2.6.3 diff --git a/gcc/config/arm/arm.c b/gcc/config/arm/arm.c index 44c3b08..c9f391b 100644 --- a/gcc/config/arm/arm.c +++ b/gcc/config/arm/arm.c @@ -19486,7 +19486,7 @@ arm_compute_save_reg0_reg12_mask (void) /* Also save the pic base register if necessary. */ if (flag_pic - && !TARGET_SINGLE_PIC_BASE + && !TARGET_SINGLE_PIC_BASE && !TARGET_FDPIC && arm_pic_register != INVALID_REGNUM && crtl->uses_pic_offset_table) save_reg_mask |= 1 << PIC_OFFSET_TABLE_REGNUM; @@ -19520,7 +19520,7 @@ arm_compute_save_reg0_reg12_mask (void) /* If we aren't loading the PIC register, don't stack it even though it may be live. */ if (flag_pic - && !TARGET_SINGLE_PIC_BASE + && !TARGET_SINGLE_PIC_BASE && !TARGET_FDPIC && arm_pic_register != INVALID_REGNUM && (df_regs_ever_live_p (PIC_OFFSET_TABLE_REGNUM) || crtl->uses_pic_offset_table)) @@ -19689,7 +19689,7 @@ thumb1_compute_save_core_reg_mask (void) mask |= 1 << HARD_FRAME_POINTER_REGNUM; if (flag_pic - && !TARGET_SINGLE_PIC_BASE + && !TARGET_SINGLE_PIC_BASE && !TARGET_FDPIC && arm_pic_register != INVALID_REGNUM && crtl->uses_pic_offset_table) mask |= 1 << PIC_OFFSET_TABLE_REGNUM;