From patchwork Fri Nov 11 15:40:49 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: James Greenhalgh X-Patchwork-Id: 81866 Delivered-To: patch@linaro.org Received: by 10.140.97.165 with SMTP id m34csp1330498qge; Fri, 11 Nov 2016 07:42:34 -0800 (PST) X-Received: by 10.98.34.218 with SMTP id p87mr7941886pfj.97.1478878954681; Fri, 11 Nov 2016 07:42:34 -0800 (PST) Return-Path: Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id d184si10733038pga.295.2016.11.11.07.42.34 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 11 Nov 2016 07:42:34 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-return-441132-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org; spf=pass (google.com: domain of gcc-patches-return-441132-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom=gcc-patches-return-441132-patch=linaro.org@gcc.gnu.org DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type; q=dns; s=default; b=Y4wezGYsnowquD6z vLgzznCfUFeQZrH82on5gkspGxQJNaShdlvfBc87/uQ0Oj3a1WuR0uQptmDZZsBV uu0DnSaPvIpwcNKDrOMM4w3AUZDMzFb4+rqu08qGkWBQSwo4Cj+eHNO1qSvnsjdl aKMQzuuGAOigL5ddkOWsfnol/+8= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type; s=default; bh=paYU4nhKuNJc0l0i/fYBNc 7I94g=; b=UcWynqG3Y5AEXcjyn2NbWXeHkORUWHjnoq+OTGd5WfsS83PYHTdJyV DRpw5e5kncaGsMSibVSP8Jk5JTcktG3EtOijWEtE1+6NO+1hWslJwA59NnWJdd7C w4QEOcYoa1A8ppP49o7bR1C5vxAbFH9KSObkFcDABciHs9BylF+QU= Received: (qmail 116973 invoked by alias); 11 Nov 2016 15:41:46 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 116917 invoked by uid 89); 11 Nov 2016 15:41:45 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-1.8 required=5.0 tests=AWL, BAYES_00, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS, SPF_PASS autolearn=ham version=3.3.2 spammy=gen_reg_rtx, rounded, infinity, arrange X-HELO: EUR01-VE1-obe.outbound.protection.outlook.com Received: from mail-ve1eur01on0041.outbound.protection.outlook.com (HELO EUR01-VE1-obe.outbound.protection.outlook.com) (104.47.1.41) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Fri, 11 Nov 2016 15:41:35 +0000 Received: from HE1PR0801CA0033.eurprd08.prod.outlook.com (10.167.184.43) by HE1PR0801MB1785.eurprd08.prod.outlook.com (10.168.150.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.721.10; Fri, 11 Nov 2016 15:41:30 +0000 Received: from DB3FFO11FD037.protection.gbl (2a01:111:f400:7e04::189) by HE1PR0801CA0033.outlook.office365.com (2603:10a6:3:6::43) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.721.10 via Frontend Transport; Fri, 11 Nov 2016 15:41:30 +0000 Authentication-Results: spf=pass (sender IP is 217.140.96.140) smtp.mailfrom=arm.com; codesourcery.com; dkim=none (message not signed) header.d=none; codesourcery.com; dmarc=bestguesspass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 217.140.96.140 as permitted sender) receiver=protection.outlook.com; client-ip=217.140.96.140; helo=nebula.arm.com; Received: from nebula.arm.com (217.140.96.140) by DB3FFO11FD037.mail.protection.outlook.com (10.47.217.68) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA_P384) id 15.1.707.3 via Frontend Transport; Fri, 11 Nov 2016 15:41:29 +0000 X-IncomingTopHeaderMarker: OriginalChecksum:; UpperCasedChecksum:; SizeAsReceived:862; Count:13 Received: from e107456-lin.cambridge.arm.com (10.1.2.79) by mail.arm.com (10.1.106.66) with Microsoft SMTP Server id 14.3.294.0; Fri, 11 Nov 2016 15:40:55 +0000 From: James Greenhalgh To: CC: , , , Subject: [Patch AArch64 11/17] Add floatdihf2 and floatunsdihf2 patterns Date: Fri, 11 Nov 2016 15:40:49 +0000 Message-ID: <1478878851-22639-1-git-send-email-james.greenhalgh@arm.com> In-Reply-To: <1478878647-22547-1-git-send-email-james.greenhalgh@arm.com> References: <1478878647-22547-1-git-send-email-james.greenhalgh@arm.com> MIME-Version: 1.0 X-IncomingHeaderCount: 13 X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:217.140.96.140; IPV:CAL; SCL:-1; CTRY:GB; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(7916002)(2980300002)(438002)(377424004)(199003)(189002)(50986999)(76176999)(246002)(356003)(5890100001)(4610100001)(305945005)(36756003)(92566002)(86362001)(2476003)(77096005)(626004)(104016004)(4326007)(189998001)(568964002)(6916009)(2950100002)(106466001)(5660300001)(33646002)(586003)(87936001)(7846002)(8936002)(110136003)(512874002)(50226002)(84326002)(26826002)(2351001)(2906002)(8676002)(6666003); DIR:OUT; SFP:1101; SCL:1; SRVR:HE1PR0801MB1785; H:nebula.arm.com; FPR:; SPF:Pass; PTR:fw-tnat.cambridge.arm.com; A:1; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; DB3FFO11FD037; 1:SuxlDLxpDW+glM1NWBN7ZW0TqaJFD1ARTf/rwbBIKqlxZ1lAd6f0VREzLT6SE/Z8fzYkSXlUa1v33nob37kSFJMWJFqODorRgvZ9vUTx3sz+vs8t/Y82TnU5tbB4CQQ1ituGnxwCmuLoNl+JuQVkZa6kxaNc2UNrxqm91Jk1Hltq/0a7TzmAEBkA4A37YyVo1vGBplPtsIcUlBR3qka8RtqKFprip5tVVSqDsneEL7SXRj03vcAxy4bXw/2vm9webaGANH0RS+p9ryi7V+Mym0UnwP4vMpsshEzI0hFuly8ZRZZGhmS0vLLLGeP0BLeBuG2yx/Dgm6orRNGN5Da4BuKxO9rk/zcF5woHzL1LAw4DSPcjYASbTx0jgXKv69kcyAFWDvi2FkxYEJ7G1BmohxHOz4cBL5AR+XDX85eadB5/JbpTP1BWv2l+vYE1p4Q4MFzoOCgGV9RYRF8v9r+XykVAqOrXU4flNj3qPs9TX3TQb6henF60YsnUvMLyLcZuD0kpXU0TY421CI9z3CgqqcuklDdPu6RWdLJWK046P3C6zq2BEXarJhe8XBU6w4FvhiY5eMgUfJcyQrE8VkasGhXOUBG0VlpbvCqe+WLy+3I= X-Microsoft-Exchange-Diagnostics: 1; HE1PR0801MB1785; 2:V56Fxk3eEpktXq9R8TeDI0uz5d5PrE4nCObyMkOFDXGbEYi2EEYAzXVN5cL++V6UvkD2OF2EbvjglLYOZzYVg02pVKfrJCQdBgFjOYcjZBG+d29uLFRQpWJiyCic/6NJv4Kp1yX7wLKmsfXRkfucT6tdMp7NnULGs2NSG3bJCGM=; 3:RAuk4kHhj5MrpH6JxcG1t5A01wrx8/1SYWxiRDBkr705xArWTLE/rtboAw5m+7Pz8Xii6PLuUfpqjA0Oi9q+zD49AHz38RFTVBWrnFY0oYiUf/8bTN8v/PabxzU185ws8mCfkPWrq/k6LPMrp0M/D6Ljrz6V9Ehn2tqLtul7E6hwF4C+CYCeMfgn1jm3rfEU2ljwyLaUKMmvPfNQ+oiA2u2fcv2rRS40ALFoJuL44rTVlPc9+gPwb3jsqPQoMIgyVkeI1OqYXfRLLduHY1Fy9VotgpUdE0sZM2JckjhdRvg= X-MS-Office365-Filtering-Correlation-Id: fdca20cc-249a-4980-41cb-08d40a4934e2 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(8251501002); SRVR:HE1PR0801MB1785; X-Microsoft-Exchange-Diagnostics: 1; HE1PR0801MB1785; 25:eLzBwVIx2TCB/vKwqWekutI0zIbRyeL4mYE4qdjkw1m0LmHV9j+IQgyCCCoqKSGz+8k8H2KKMGpnLjk8rQzWd4rZz6mlBHd0igPESpi6TaN9n+ptufQS9q3Vc8oeaLwqJn8ihgYUvXyMeDqaxlgOzgTs2JRJKBfz1oRdLg0tMk/yTFiQ98TZDM1D5RUw+jFPke9z82XddV+wdJoJbRn5Wp8Wwlvn7Kc6uI8LC5hlOt8gmfAaGfn+JnOWYhfBXkb76nDNr7EzORVFaqpKqmCMJhU2LhnisMgA9uL8OeOHi8sltHvajQJ+Gx7INDpqdIOViaoVzYSsuLKplHZzd2QQVngxqFTBE181JW7P1Bi1WUs9Prmp8w0xT9f58GBpcsGaiIjEIfZvlh8h7Ai2iUIO3Qt+J5klqwfBtFfKi0cVCfaYJ3dYbJaIM6e4c5AC6o1q6yvC0N4QiV643kyzZiFpi7WPrXvUTOBjRD7feOGhP9Q=; 31:w1IsBoX0soUuj4l7i1m8ZPrRAXstIDKWCmdaUcoTgteVVYFFhDeWw1B5j9xAba1ykhlj8BeCcEx6DfzdVtrs0xbtkmIXS2+vo4gA2Sq0P9TdW6Cc9nJbb9G3DfR32SiqZ7D2Aw1AV3JqK2F1aKREjqpATdreiM3L7FuDkA4Xnsd6RmsbdKYsyYEnn44aa1YiLW+V6buCN0SI9kLV84zcF89exap4qztt84OgbXDzTq09j6/fOHWJ5b/ksikrY/LijUzXsnUSphAoO+Q+XcwiyF6I0hY5OcM+VwRaImOvpEt8aKSv/qh4wf/YLkGU2AP0 NoDisclaimer: True X-Microsoft-Exchange-Diagnostics: 1; HE1PR0801MB1785; 20:NvjmX9TzhPJtGDIIlMtjTaOlvIGwIYMyUI8Ib0hiuwtxAi4r0eju8/I5c57t5sbpcc5K7XTXlxfRIFXRHAP9BcBjr6qddidm3jkQNRfs7cAQEC0ytWQzhKD5mab21CdqiFO++Wl4+BQkWJku/+yXcBavSFVK9nLYLgSMKFZ7lVyGKkNBbMUf+4XxmajygYZOTYNUnPGq66j83CQbAnmfGuQOzsTkPe76WkIgF0JCj1COXIQkbYdMA7YF/05NZOQp; 4:Uwy25n5QqRENcB6vgGEn3yobdvEu9d9Nrc1F6NIn7r/7bKh7mSZaReqty2rNfnn9PAWfTwDuDoS6+oEl8bz9pC1XQwrsNJyBx8Sce117yB/uwCmh7+HcvgsXSoQwxvSR6ymMW8TroptPvs7Q9Z9Zb1o76Nn4OKE0sUhBdiw/WnbP1nvGtWnzhLEuGEBcRAgkXt6Ej7K4F/cOQj/p9E1JX9TY8mqy0mhbtF7T2CVDRvYH58Dl4oR0d81rM8Jp74VExPZu1kpzc98jd9dViGJ07L/l+ccWxzxoFqsSN701/oJlvTVMgNfmY0Xhee/0iTPpiaIYJxZf40S9Oy+omuOy/BQjtYvpGid56iEXY2/XVolIzNNEnyCOR6uSqrKaRL00GgbouLLHfzD77vO3z2JKoO2AyuQFpAvObPSJponif6MrYpc3mx/TQNELSLfKb8tAf+aj4SVEHmMsxPfCzOuLmBvt3v+3Xp+WL5G0OguXqbtAWCWQgUpsJuLTOA+WoL2Z0ESrfiKo3cAQvDRAdH8ql58nkk0S4TrrpseALxoWtF9dJiTfaLYu0v0Re4EPH9cnvP2uxjGcPb3j0Sn23B89Eg== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(180628864354917); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(102415395)(6060305)(601004)(2401047)(13024025)(8121501046)(13023025)(5005006)(13020025)(13013025)(3002001)(10201501046)(6055026)(6061300); SRVR:HE1PR0801MB1785; BCL:0; PCL:0; RULEID:; SRVR:HE1PR0801MB1785; X-Forefront-PRVS: 012349AD1C X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; HE1PR0801MB1785; 23:75q+otQLVbTLYxJl6PK/+xRVjrdp8kafVZhDujv?= =?us-ascii?Q?NUBFurm/WUMvDPgYabVYPxhMQEnBpJxLyZ1TBHnQOsR1PkK3w2Qet77Pd2fh?= =?us-ascii?Q?kZbkmNWgM0UQ8MxQTlV7irpi5iJ9JTe0XJ59sZ3VMr2xxS9bHmywxaQDhc80?= =?us-ascii?Q?KVFxYlFPFXPrVU1UqVVHI5MMwW0kYp6sH7IT7cR/0S21jcogSMW07W8aZ7nW?= =?us-ascii?Q?ITh1nUAR8BWihCEGUF57SZWRBHSK2mj7ip7AMz3WFWikQCk6ohVzk8Dmq2yk?= =?us-ascii?Q?Uyvs+ODIKM/wuB8NWp5BsgsEPCOV3IUMaPk/EobI0u0IvtXOT2+Eg3EwNRWV?= =?us-ascii?Q?4i1MpvENsChKpR6sK8UhMUq5vJUMA8A91eP4kGgT7a9m92+tiEUdc1cT89z4?= =?us-ascii?Q?ruF0jbA278++pfzObjWJaGyLvvVWA95gVHWnz2idYmkDeb1PxzVCLt+LJozV?= =?us-ascii?Q?TXQM5TC2/XKOxPSL7Zr8jNVuihNwKOtQHOiSilRaHG+J6ZdISInXZs/zjj15?= =?us-ascii?Q?w1gkLZNjI8qfQ67ojAhtWxvVmDIciYia1PaBmRyb9W9aQ35xjdSbx+T5Zjm7?= =?us-ascii?Q?SJ+fpGXy8VA5c5C/1/BRQvdqxsB9LgSEaWSo4M2ae5GfllYqZSroo/XT4Yl+?= =?us-ascii?Q?YcZHRQrDSPiHeMqW/pM4RhhAnH5gZgEKaeOAXoKCQmWp4O2yCS0SVD6NZIV/?= =?us-ascii?Q?Cv9CTMbapgA6g9AE5W8K5o92TI55SV7Ze6lgh4xrhkrXjUcMp7f5hWcVe9q4?= =?us-ascii?Q?CB1teUcRK7FUr3BRUCV4KqQxmMtgeTlNy4p+ZmcTaoyRf0H6X1cDiOJpaJSq?= =?us-ascii?Q?p68umG4sdVEE6jEk8YLVSalAsdvSIHJ/yyGSjWk1cb5UeaoiGPmB/8tuRzxK?= =?us-ascii?Q?JWwGv0XocDhE+hNXKgL4tA/j7gnSABL6jAZfQSB5y78Zio9PPLH2o+qG/a3k?= =?us-ascii?Q?y7GfBbk2mMQ45A9ycpRfaipB+Cx+VUlu5iS4eOuldPD9zIdbTHuOmPnYcO6W?= =?us-ascii?Q?gqvqST7ifmUmbMBcR1Un0caEyiTBoirjxUk/Qe1ET9V3h98TiueZQiwdibJC?= =?us-ascii?Q?aLkhpaSo=3D?= X-Microsoft-Exchange-Diagnostics: 1; HE1PR0801MB1785; 6:Y8PyoyQOit0FbmE2LKHsTpc+wjCqdUbSOAyZbCriaO7l4RX1v1BKeiMzMXk6yOGRo9aQwFKuo5mrImAjux+ghTQHTkGdtxJzNq1ogLL2D/OdrVa3gc5NIK4+O+ELBIVzSb32C2+4sewEBt1LMQNLqt4lTfCiOERuUT6exQpDZyL8rBT4YWQxqEueAXqqXKwkn6Sy6vXr1rfigay7mQWMZLtSfjK6p9V4PLuh1A0LTqRi2ukPRobumxGAFWtWpZrfo/cip6EkMEeJzwHDFhF/VlvaeQvzn/AxUR5416rdB9SNbEJ9kFnEtIZB31TufOp668EPdZW9uGwr+tUYEsikz7zW4LxgC9f64m5HeU1WPRk=; 5:zTjsmmgvKWuNa9WJN+7++35eMVLntCwIY5DSvRlLs+ctZ/67GApa6x0kNnb5gQs/JXDXOVWHyRATYt8tR5jy6NK33S7Iosud1lahdc9dpCNYEPyjb5Riqm15bXuo/VUz0a5raq0QsQqpUJGTimeYPz8EgdUv2kw6m1lL3W8AyJo=; 24:GYtO58IrvMkNnFWv+HG1p6FX6LUvGoV8CHSgiGgY1zOIIAsKAlCSvgDok9fE+D3SKEM38SHMIXCENNoxNtRLdcR1v32g6PL35DYV+oFJBNU= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; HE1PR0801MB1785; 7:upG1h3XPkZTG2fQ9Ix+kRyO/wVAXLtBkhSwyr3MJiA1gH5qcrxtajBppAfgo6JOjrOHjl/bp/hYfgfUV/omlgZea3Pn3b2MhdurzW10PLvIWslFTxzV/J7YQfC+C0LSeEGMzBWM/2ATOyy10RTCqQNQbx2UmDL3fhhIiZ43fF1ISHa05v5AJx9i7rkYhvK8hF2ZJ4KBvtJ7FqvCcrKAj71pxiy4phu/AUyAlA50Zsx58wMMLu9Q4n43Bqd6VreFk2+VrdCVvEuYaj6rCSIpmQYET0pKRrph0ku0aU9XcUsnFCQLHTCBGZlEnjRXQwZpmCgji1uKOyX5QFrlqOtpcLtwEyDJGvDxuShR1dLFDmI4= X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2016 15:41:29.9720 (UTC) X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[217.140.96.140]; Helo=[nebula.arm.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR0801MB1785 X-IsSubscribed: yes Hi, This patch adds patterns for conversion from 64-bit integer to 16-bit floating-point values under AArch64 targets which don't have support for the ARMv8.2-A 16-bit floating point extensions. We implement these by first saturating to a SImode (we know that any values >= 65504 will round to infinity after conversion to HFmode), then converting to a DFmode (unsigned conversions could go to SFmode, but there is no performance benefit to this). Then converting to HFmode. Having added these patterns, the expansion path in "expand_float" will now try to use them for conversions from SImode to HFmode as there is no floatsihf2 pattern. expand_float first tries widening the integer size and looking for a match, so it will try SImode -> DImode. But our DI mode pattern is going to then saturate us back to SImode which is wasteful. Better, would be for us to provide float(uns)sihf2 patterns directly. So that's what this patch does. The testcase add in this patch would fail on trunk for AArch64. There is no libgcc routine to make the conversion, and we don't provide appropriate patterns in the backend, so we get a link-time error. Bootstrapped and tested on aarch64-none-linux-gnu OK for trunk? James --- 2016-11-09 James Greenhalgh * config/aarch64/aarch64.md (sihf2): Convert to expand. (dihf2): Likewise. (aarch64_fp16_hf2): New. 2016-11-09 James Greenhalgh * gcc.target/aarch64/floatdihf2_1.c: New. diff --git a/gcc/config/aarch64/aarch64.md b/gcc/config/aarch64/aarch64.md index 46eaa30..b818968 100644 --- a/gcc/config/aarch64/aarch64.md +++ b/gcc/config/aarch64/aarch64.md @@ -4627,7 +4627,14 @@ [(set_attr "type" "f_cvti2f")] ) -(define_insn "hf2" +;; If we do not have ARMv8.2-A 16-bit floating point extensions, the +;; midend will arrange for an SImode conversion to HFmode to first go +;; through DFmode, then to HFmode. But first it will try converting +;; to DImode then down, which would match our DImode pattern below and +;; give very poor code-generation. So, we must provide our own emulation +;; of the mid-end logic. + +(define_insn "aarch64_fp16_hf2" [(set (match_operand:HF 0 "register_operand" "=w") (FLOATUORS:HF (match_operand:GPI 1 "register_operand" "r")))] "TARGET_FP_F16INST" @@ -4635,6 +4642,53 @@ [(set_attr "type" "f_cvti2f")] ) +(define_expand "sihf2" + [(set (match_operand:HF 0 "register_operand") + (FLOATUORS:HF (match_operand:SI 1 "register_operand")))] + "TARGET_FLOAT" +{ + if (TARGET_FP_F16INST) + emit_insn (gen_aarch64_fp16_sihf2 (operands[0], operands[1])); + else + { + rtx convert_target = gen_reg_rtx (DFmode); + emit_insn (gen_sidf2 (convert_target, operands[1])); + emit_insn (gen_truncdfhf2 (operands[0], convert_target)); + } + DONE; +} +) + +;; For DImode there is no wide enough floating-point mode that we +;; can convert through natively (TFmode would work, but requires a library +;; call). However, we know that any value >= 65504 will be rounded +;; to infinity on conversion. This is well within the range of SImode, so +;; we can: +;; Saturate to SImode. +;; Convert from that to DFmode +;; Convert from that to HFmode (phew!). +;; Note that the saturation to SImode requires the SIMD extensions. If +;; we ever need to provide this pattern where the SIMD extensions are not +;; available, we would need a different approach. + +(define_expand "dihf2" + [(set (match_operand:HF 0 "register_operand") + (FLOATUORS:HF (match_operand:DI 1 "register_operand")))] + "TARGET_FLOAT && (TARGET_FP_F16INST || TARGET_SIMD)" +{ + if (TARGET_FP_F16INST) + emit_insn (gen_aarch64_fp16_dihf2 (operands[0], operands[1])); + else + { + rtx sat_target = gen_reg_rtx (SImode); + emit_insn (gen_aarch64_qmovndi (sat_target, operands[1])); + emit_insn (gen_sihf2 (operands[0], sat_target)); + } + + DONE; +} +) + ;; Convert between fixed-point and floating-point (scalar modes) (define_insn "3" diff --git a/gcc/testsuite/gcc.target/aarch64/floatdihf2_1.c b/gcc/testsuite/gcc.target/aarch64/floatdihf2_1.c new file mode 100644 index 0000000..9eaa4ba --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/floatdihf2_1.c @@ -0,0 +1,35 @@ +/* { dg-do compile } */ +/* { dg-options "-O2" } */ + +/* Test that conversion from 32-bit and 64-bit integers can be done + without a call to the support library. */ + +#pragma GCC target ("arch=armv8.2-a+nofp16") + +__fp16 +foo (int x) +{ + return x; +} + +__fp16 +bar (unsigned int x) +{ + return x; +} + +__fp16 +fool (long long x) +{ + return x; +} + +__fp16 +barl (unsigned long long x) +{ + return x; +} + + +/* { dg-final { scan-assembler-not "__float\\\[ds\\\]ihf2" } } */ +/* { dg-final { scan-assembler-not "__floatun\\\[ds\\\]ihf2" } } */