From patchwork Sat Feb 4 05:13:46 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Haojian Zhuang X-Patchwork-Id: 93345 Delivered-To: patch@linaro.org Received: by 10.140.20.99 with SMTP id 90csp893388qgi; Fri, 3 Feb 2017 21:14:24 -0800 (PST) X-Received: by 10.200.53.145 with SMTP id k17mr457473qtb.47.1486185264529; Fri, 03 Feb 2017 21:14:24 -0800 (PST) Return-Path: Received: from lists.linaro.org (lists.linaro.org. [54.225.227.206]) by mx.google.com with ESMTP id 35si20758790qtn.128.2017.02.03.21.14.24; Fri, 03 Feb 2017 21:14:24 -0800 (PST) Received-SPF: pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) client-ip=54.225.227.206; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) smtp.mailfrom=linaro-uefi-bounces@lists.linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 3922462D32; Sat, 4 Feb 2017 05:14:24 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on ip-10-142-244-252 X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, URIBL_BLOCKED autolearn=disabled version=3.4.0 Received: from [127.0.0.1] (localhost [127.0.0.1]) by lists.linaro.org (Postfix) with ESMTP id 3826962D5D; Sat, 4 Feb 2017 05:14:12 +0000 (UTC) X-Original-To: linaro-uefi@lists.linaro.org Delivered-To: linaro-uefi@lists.linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 7F7BA62D52; Sat, 4 Feb 2017 05:14:06 +0000 (UTC) Received: from mail-pg0-f41.google.com (mail-pg0-f41.google.com [74.125.83.41]) by lists.linaro.org (Postfix) with ESMTPS id 4AE9C60C61 for ; Sat, 4 Feb 2017 05:14:05 +0000 (UTC) Received: by mail-pg0-f41.google.com with SMTP id 204so12271172pge.0 for ; Fri, 03 Feb 2017 21:14:05 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=fRxQajVyfzpJi+cmJ/Kkl16X5zqSHqHKjHA6G+enFpM=; b=BFMryUN0pJwzD3vhHYhnCbcfMTribjRHt6iFbbU/3QRiVoEsoESuJS4mUTB4w8dL5B Zw6KIFKfhliLBoQycE5K3Dbf54XG3ttJSr1X5CXxTlSfX1hss768oV1lsq9GrKEO5lWO xNXNDWeOSnbg0PTMwD6mPv4YpbzWvN+DhZi6oC4jxZVg6tvrSkTHwXVO9B6IDRAkI1u+ evrE8QOG6s0oy50WGyYgaw2w6NbX+JjTrwFFM9Jz3V8C1kCxjAJ/H7VJ/9t/mzkg3R7e nHQVXiDMnRZSYr+BKzEbeXXanImFALvmFzTDJQfpn2TrhdUM4XdRvLDmzkkjrWX8IxVU pO/w== X-Gm-Message-State: AIkVDXJILQp6lDVGBPdglffnNQzbVytt7yST0dwNj1FQ0Sv8IF4tIEubYgRhKHqtdzO5W+jUCGI= X-Received: by 10.98.71.199 with SMTP id p68mr782843pfi.104.1486185244610; Fri, 03 Feb 2017 21:14:04 -0800 (PST) Received: from localhost.localdomain ([45.56.159.106]) by smtp.gmail.com with ESMTPSA id b10sm71721442pga.21.2017.02.03.21.14.02 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 03 Feb 2017 21:14:04 -0800 (PST) From: Haojian Zhuang To: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, linaro-uefi@lists.linaro.org Date: Sat, 4 Feb 2017 13:13:46 +0800 Message-Id: <1486185234-23675-2-git-send-email-haojian.zhuang@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1486185234-23675-1-git-send-email-haojian.zhuang@linaro.org> References: <1486185234-23675-1-git-send-email-haojian.zhuang@linaro.org> Subject: [Linaro-uefi] [PATCH 1/9] Platforms/Hisilicon/HiKey: append more register definitions X-BeenThere: linaro-uefi@lists.linaro.org X-Mailman-Version: 2.1.16 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: linaro-uefi-bounces@lists.linaro.org Sender: "Linaro-uefi" Add more register definitions in Hi6220 SoC. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Haojian Zhuang --- Chips/Hisilicon/Hi6220/Include/Hi6220.h | 29 +++++++++++++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/Chips/Hisilicon/Hi6220/Include/Hi6220.h b/Chips/Hisilicon/Hi6220/Include/Hi6220.h index 203424a..0bc270e 100644 --- a/Chips/Hisilicon/Hi6220/Include/Hi6220.h +++ b/Chips/Hisilicon/Hi6220/Include/Hi6220.h @@ -48,15 +48,41 @@ #define SC_PERIPH_CLKDIS0 0x204 #define SC_PERIPH_CLKSTAT0 0x208 +#define SC_PERIPH_CLKEN3 0x230 +#define SC_PERIPH_RSTEN3 0x330 #define SC_PERIPH_RSTEN0 0x300 #define SC_PERIPH_RSTDIS0 0x304 #define SC_PERIPH_RSTSTAT0 0x308 +#define SC_PERIPH_RSTDIS3 0x334 +#define SC_PERIPH_RSTSTAT3 0x338 #define RST0_USBOTG_BUS BIT4 #define RST0_POR_PICOPHY BIT5 #define RST0_USBOTG BIT6 #define RST0_USBOTG_32K BIT7 +/* SC_PERIPH_RSTEN0/RSTDIS0/RSTSTAT0 */ +#define PERIPH_RST0_MMC2 (1 << 2) + +/* SC_PERIPH_RSTEN3/RSTDIS3/RSTSTAT3 */ +#define PERIPH_RST3_CSSYS (1 << 0) +#define PERIPH_RST3_I2C0 (1 << 1) +#define PERIPH_RST3_I2C1 (1 << 2) +#define PERIPH_RST3_I2C2 (1 << 3) +#define PERIPH_RST3_I2C3 (1 << 4) +#define PERIPH_RST3_UART1 (1 << 5) +#define PERIPH_RST3_UART2 (1 << 6) +#define PERIPH_RST3_UART3 (1 << 7) +#define PERIPH_RST3_UART4 (1 << 8) +#define PERIPH_RST3_SSP (1 << 9) +#define PERIPH_RST3_PWM (1 << 10) +#define PERIPH_RST3_BLPWM (1 << 11) +#define PERIPH_RST3_TSENSOR (1 << 12) +#define PERIPH_RST3_DAPB (1 << 18) +#define PERIPH_RST3_HKADC (1 << 19) +#define PERIPH_RST3_CODEC_SSI (1 << 20) +#define PERIPH_RST3_PMUSSI1 (1 << 22) + #define EYE_PATTERN_PARA 0x7053348c #define MDDRC_AXI_BASE 0xF7120000 @@ -74,4 +100,7 @@ #define PMUSSI_BASE 0xF8000000 +#define PMUSSI_REG(x) (PMUSSI_BASE + ((x) << 2)) + + #endif /* __HI6220_H__ */