From patchwork Wed Dec 28 08:42:50 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: gary guo X-Patchwork-Id: 89163 Delivered-To: patch@linaro.org Received: by 10.140.20.101 with SMTP id 92csp5374259qgi; Wed, 28 Dec 2016 00:45:31 -0800 (PST) X-Received: by 10.55.149.131 with SMTP id x125mr34690532qkd.128.1482914731372; Wed, 28 Dec 2016 00:45:31 -0800 (PST) Return-Path: Received: from lists.linaro.org (lists.linaro.org. [54.225.227.206]) by mx.google.com with ESMTP id 19si29658450qty.98.2016.12.28.00.45.31; Wed, 28 Dec 2016 00:45:31 -0800 (PST) Received-SPF: pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) client-ip=54.225.227.206; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) smtp.mailfrom=linaro-uefi-bounces@lists.linaro.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 10E6F6065E; Wed, 28 Dec 2016 08:45:31 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on ip-10-142-244-252 X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, URIBL_BLOCKED autolearn=disabled version=3.4.0 Received: from [127.0.0.1] (localhost [127.0.0.1]) by lists.linaro.org (Postfix) with ESMTP id 9B75D60D29; Wed, 28 Dec 2016 08:45:12 +0000 (UTC) X-Original-To: linaro-uefi@lists.linaro.org Delivered-To: linaro-uefi@lists.linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 702076072E; Wed, 28 Dec 2016 08:45:08 +0000 (UTC) Received: from mail-pg0-f53.google.com (mail-pg0-f53.google.com [74.125.83.53]) by lists.linaro.org (Postfix) with ESMTPS id 10C3F607F9 for ; Wed, 28 Dec 2016 08:44:55 +0000 (UTC) Received: by mail-pg0-f53.google.com with SMTP id f188so153802210pgc.3 for ; Wed, 28 Dec 2016 00:44:55 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=O2vyQr/bpt6yfmIs+AhIpqqKu3WsONHdgvNBMhu81DE=; b=sSZHTsyvo4p/oXIvf78kJsYvKxEC6+8CNaJqcp9W430V+02k2m2ZGbow3achcbxSUR p+xonizxaxjhTQ4NCx06G6Lk1LqKDlIWoR19OQmER+WEwfhI4Tsm8o9rlkxEXvkxs/fz 8gjJ1kj943zikd679GllKDsHz959qoVG9g58R/PXGbrGx25Tm3jloH5N11V7G1YCV98a 8uP0z5YvL0x25KF4BfWTxLQhOIXEwxE81FGPczo9/bU3HZMfXmsl7iQ9GvomKxz04DlJ 06HwmK+WemRQEfkLkr+cRKTKO/vZSpbYakuQUr4fDqwJ+44kd1I/1IfjbrDuq1Zzk38p vnDw== X-Gm-Message-State: AIkVDXIEuQOD/uXUQpI5+qpMpJDnunmleyv67XXUf18bgJ60nSPQitFcdrxHLZOSdh/mxF2IY6g= X-Received: by 10.98.219.5 with SMTP id f5mr33693334pfg.131.1482914694359; Wed, 28 Dec 2016 00:44:54 -0800 (PST) Received: from localhost.localdomain ([119.145.15.121]) by smtp.gmail.com with ESMTPSA id k22sm37632100pfg.84.2016.12.28.00.44.51 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 28 Dec 2016 00:44:53 -0800 (PST) From: Chenhui Sun X-Google-Original-From: Chenhui Sun To: linaro-uefi@lists.linaro.org Date: Wed, 28 Dec 2016 16:42:50 +0800 Message-Id: <1482914571-40416-2-git-send-email-sunchenhui@huawei.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1482914571-40416-1-git-send-email-sunchenhui@huawei.com> References: <1482914571-40416-1-git-send-email-sunchenhui@huawei.com> Cc: Xiaofei Tan , sunchenhui@huawei.com, wanghuiqiang@huawei.com Subject: [Linaro-uefi] [linaro-uefi v1 2/2] D03/ACPI: fix an error of sas0/sas1 interrupts map X-BeenThere: linaro-uefi@lists.linaro.org X-Mailman-Version: 2.1.16 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: linaro-uefi-bounces@lists.linaro.org Sender: "Linaro-uefi" From: Heyi Guo the interrupt 74 was omited and 160 was added by mistake. correct this error. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Xiaofei Tan Revied-by: John Garry Reviewed-by: Graeme Gregory --- .../Hi1610/Hi1610AcpiTables/Dsdt/D03Mbig.asl | 72 +++++++++++----------- .../Hi1610/Hi1610AcpiTables/Dsdt/D03Sas.asl | 72 +++++++++++----------- 2 files changed, 72 insertions(+), 72 deletions(-) diff --git a/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Mbig.asl b/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Mbig.asl index 7265ac8..46b8db0 100644 --- a/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Mbig.asl +++ b/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Mbig.asl @@ -48,24 +48,24 @@ Scope(_SB) { 64,65,66,67,68, 69,70,71,72,73, - 75,76,77,78,79, - 80,81,82,83,84, - 85,86,87,88,89, - 90,91,92,93,94, - 95,96,97,98,99, - 100,101,102,103,104, - 105,106,107,108,109, - 110,111,112,113,114, - 115,116,117,118,119, - 120,121,122,123,124, - 125,126,127,128,129, - 130,131,132,133,134, - 135,136,137,138,139, - 140,141,142,143,144, - 145,146,147,148,149, - 150,151,152,153,154, - 155,156,157,158,159, - 160, + 74,75,76,77,78, + 79,80,81,82,83, + 84,85,86,87,88, + 89,90,91,92,93, + 94,95,96,97,98, + 99,100,101,102,103, + 104,105,106,107,108, + 109,110,111,112,113, + 114,115,116,117,118, + 119,120,121,122,123, + 124,125,126,127,128, + 129,130,131,132,133, + 134,135,136,137,138, + 139,140,141,142,143, + 144,145,146,147,148, + 149,150,151,152,153, + 154,155,156,157,158, + 159, } Interrupt (ResourceProducer, Edge, ActiveHigh, Exclusive, ,, ) @@ -238,24 +238,24 @@ Name(_PRS, ResourceTemplate() { { 64,65,66,67,68, 69,70,71,72,73, - 75,76,77,78,79, - 80,81,82,83,84, - 85,86,87,88,89, - 90,91,92,93,94, - 95,96,97,98,99, - 100,101,102,103,104, - 105,106,107,108,109, - 110,111,112,113,114, - 115,116,117,118,119, - 120,121,122,123,124, - 125,126,127,128,129, - 130,131,132,133,134, - 135,136,137,138,139, - 140,141,142,143,144, - 145,146,147,148,149, - 150,151,152,153,154, - 155,156,157,158,159, - 160, + 74,75,76,77,78, + 79,80,81,82,83, + 84,85,86,87,88, + 89,90,91,92,93, + 94,95,96,97,98, + 99,100,101,102,103, + 104,105,106,107,108, + 109,110,111,112,113, + 114,115,116,117,118, + 119,120,121,122,123, + 124,125,126,127,128, + 129,130,131,132,133, + 134,135,136,137,138, + 139,140,141,142,143, + 144,145,146,147,148, + 149,150,151,152,153, + 154,155,156,157,158, + 159, } Interrupt (Resourceproducer, Edge, ActiveHigh, Exclusive, ,, ) diff --git a/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Sas.asl b/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Sas.asl index 9944a50..7b5d4de 100644 --- a/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Sas.asl +++ b/Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Dsdt/D03Sas.asl @@ -25,24 +25,24 @@ Scope(_SB) { 64,65,66,67,68, 69,70,71,72,73, - 75,76,77,78,79, - 80,81,82,83,84, - 85,86,87,88,89, - 90,91,92,93,94, - 95,96,97,98,99, - 100,101,102,103,104, - 105,106,107,108,109, - 110,111,112,113,114, - 115,116,117,118,119, - 120,121,122,123,124, - 125,126,127,128,129, - 130,131,132,133,134, - 135,136,137,138,139, - 140,141,142,143,144, - 145,146,147,148,149, - 150,151,152,153,154, - 155,156,157,158,159, - 160, + 74,75,76,77,78, + 79,80,81,82,83, + 84,85,86,87,88, + 89,90,91,92,93, + 94,95,96,97,98, + 99,100,101,102,103, + 104,105,106,107,108, + 109,110,111,112,113, + 114,115,116,117,118, + 119,120,121,122,123, + 124,125,126,127,128, + 129,130,131,132,133, + 134,135,136,137,138, + 139,140,141,142,143, + 144,145,146,147,148, + 149,150,151,152,153, + 154,155,156,157,158, + 159, } Interrupt (ResourceConsumer, Edge, ActiveHigh, Exclusive, 0, "\\_SB.MBI6" ) @@ -140,24 +140,24 @@ Scope(_SB) { 64,65,66,67,68, 69,70,71,72,73, - 75,76,77,78,79, - 80,81,82,83,84, - 85,86,87,88,89, - 90,91,92,93,94, - 95,96,97,98,99, - 100,101,102,103,104, - 105,106,107,108,109, - 110,111,112,113,114, - 115,116,117,118,119, - 120,121,122,123,124, - 125,126,127,128,129, - 130,131,132,133,134, - 135,136,137,138,139, - 140,141,142,143,144, - 145,146,147,148,149, - 150,151,152,153,154, - 155,156,157,158,159, - 160, + 74,75,76,77,78, + 79,80,81,82,83, + 84,85,86,87,88, + 89,90,91,92,93, + 94,95,96,97,98, + 99,100,101,102,103, + 104,105,106,107,108, + 109,110,111,112,113, + 114,115,116,117,118, + 119,120,121,122,123, + 124,125,126,127,128, + 129,130,131,132,133, + 134,135,136,137,138, + 139,140,141,142,143, + 144,145,146,147,148, + 149,150,151,152,153, + 154,155,156,157,158, + 159, } Interrupt (ResourceConsumer, Edge, ActiveHigh, Exclusive, 0, "\\_SB.MBI1")