[PULL,08/23] hw/dma/i82374: Categorize and add description

Message ID	20250331194822.77309-9-philmd@linaro.org
State	Accepted
Commit	c0a1dabd0b5ea8da520957c23ebdb243d955991d
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org> To: qemu-devel@nongnu.org Cc: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>, Thomas Huth <thuth@redhat.com> Subject: [PULL 08/23] hw/dma/i82374: Categorize and add description Date: Mon, 31 Mar 2025 21:48:06 +0200 Message-ID: <20250331194822.77309-9-philmd@linaro.org> In-Reply-To: <20250331194822.77309-1-philmd@linaro.org> References: <20250331194822.77309-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::432; envelope-from=philmd@linaro.org; helo=mail-wr1-x432.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org
Series	[PULL,01/23] hw/arm/armv7m: Expose and access System Control Space as little endian \| expand [PULL,01/23] hw/arm/armv7m: Expose and access System Control Space as little endian [PULL,02/23] hw/arm/imx8mp-evk: Fix reference count of SoC object [PULL,03/23] hw/arm/fsl-imx8mp: Derive struct FslImx8mpState from TYPE_SYS_BUS_DEVICE [PULL,04/23] hw/arm/fsl-imx8mp: Remove unused define [PULL,05/23] hw/core/cpu: Use size_t for memory_rw_debug len argument [PULL,06/23] hw/block/m25p80: Categorize and add description [PULL,07/23] hw/display/dm163: Add description [PULL,08/23] hw/dma/i82374: Categorize and add description [PULL,09/23] hw/mips: Mark the "mipssim" machine as deprecated [PULL,10/23] hw/rtc/goldfish: keep time offset when resetting [PULL,11/23] hw/misc/pll: Do not expose as user-creatable [PULL,12/23] hw/nvram/xlnx-efuse: Do not expose as user-creatable [PULL,13/23] hw/scsi/lsi53c895a: fix memory leak in lsi_scsi_realize() [PULL,14/23] hw/sd/sdhci: free irq on exit [PULL,15/23] hw/char/bcm2835_aux: Fix incorrect interrupt ID when RX disabled [PULL,16/23] hw/ufs: free irq on exit [PULL,17/23] hw/pci-host/designware: Fix ATU_UPPER_TARGET register access [PULL,18/23] target/hppa: Remove duplicated CPU_RESOLVING_TYPE definition [PULL,19/23] target/avr: Fix buffer read in avr_print_insn [PULL,20/23] target/sparc: Log unimplemented ASI load/store accesses [PULL,21/23] target/mips: Revert TARGET_PAGE_BITS_VARY [PULL,22/23] target/mips: Require even maskbits in update_pagemask [PULL,23/23] target/mips: Simplify and fix update_pagemask

Message ID

20250331194822.77309-9-philmd@linaro.org

State

Accepted

Commit

c0a1dabd0b5ea8da520957c23ebdb243d955991d

Headers

Received-SPF: pass (google.com: domain of
 qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as
 permitted sender) client-ip=209.51.188.17;
From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 Thomas Huth <thuth@redhat.com>
Subject: [PULL 08/23] hw/dma/i82374: Categorize and add description
Date: Mon, 31 Mar 2025 21:48:06 +0200
Message-ID: <20250331194822.77309-9-philmd@linaro.org>
In-Reply-To: <20250331194822.77309-1-philmd@linaro.org>
References: <20250331194822.77309-1-philmd@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::432;
 envelope-from=philmd@linaro.org; helo=mail-wr1-x432.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org

Series

[PULL,01/23] hw/arm/armv7m: Expose and access System Control Space as little endian | expand

Commit Message

Philippe Mathieu-Daudé March 31, 2025, 7:48 p.m. UTC

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Thomas Huth <thuth@redhat.com>
Message-Id: <20250325224310.8785-5-philmd@linaro.org>
---
 hw/dma/i82374.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/hw/dma/i82374.c b/hw/dma/i82374.c
index 9652d47adcd..0bf69ef399b 100644
--- a/hw/dma/i82374.c
+++ b/hw/dma/i82374.c
@@ -150,6 +150,8 @@  static void i82374_class_init(ObjectClass *klass, void *data)
     dc->realize = i82374_realize;
     dc->vmsd = &vmstate_i82374;
     device_class_set_props(dc, i82374_properties);
+    dc->desc = "Intel 82374 DMA controller";
+    set_bit(DEVICE_CATEGORY_MISC, dc->categories);
 }
 
 static const TypeInfo i82374_info = {

[PULL,08/23] hw/dma/i82374: Categorize and add description

Commit Message

Patch