| Message ID | 20250319005141.312805-5-quic_wcheng@quicinc.com |
|---|---|
| State | New |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7DD0614B08A;
Wed, 19 Mar 2025 00:52:13 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1742345535; cv=none;
b=SnVQKWT3EH/3RURibSAzWewpd4qzU+2H3gN3RM6UAN2owGVTjuhy7gsbzSYbW3zfVpapjkrLyoyBM3BExpEtNLF7rKBTcyEK98NXXXnBSiBKAmfcH0pwOkx6HRYA+5z1Eij+n8yI4cJcSzODjzidIIuGLVdd3Q6D600vOJ9DWPw=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1742345535; c=relaxed/simple;
bh=aGqa5XtHX+2Spkbo6wTr0Y6sec33oht4s5i/4wbKYks=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=BcP/93L+YiqMqxjfuDQMR0PKT148QcGppNKk+2LmdOiCw+8I51JlCK+By8qhKa53qG1xQJyyXtIE5Z5YTJzbRkOoJj/jSaHoLQR6nvt2M7LHbfTrYrzu35dq7TM6qd9xq/IEukimg8GWoMA99RHD3QwcCACvxqCO23EwQMOTol4=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=ReyJ+CsT; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="ReyJ+CsT"
Received: from pps.filterd (m0279870.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id
52IG9Y6u004557;
Wed, 19 Mar 2025 00:51:54 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
cc:content-transfer-encoding:content-type:date:from:in-reply-to
:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
n7xmN0WUDrilBnhE+mpDR6YHckE89DnlGfML03g/UaM=; b=ReyJ+CsTJnHTaui2
tF3N7i6uxArsEhPJVntsn86Yvj7Ckli1PUEZhpLA50TpUTMgTEuKRLjDuPCpJeXh
9cuyZIgOM3C2k9BJkAsYLZDeeOZ5R1AT37mE0/qMWeWsh80XhV12qzV4Q8Wc34mU
7jvpUKL/MeirYMhSEzdfZdnnTukX/9Synf+aOpzwuCGcXAe1ohCWnNsCyIBv0adp
e+TUWcdPoyyC9Mz3NDnAMDuoJT0m2TJuEr8Bdtz8cXI2FKdDMuJCrs1cj7GHfVBw
789yQhWrIMIQFxJU9wmyB0eL7vhkZI+twUtKa2cZ3iiiJYT2oW1g+WW8oL7gKuvk
s8lrcw==
Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45etmbv6hf-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 19 Mar 2025 00:51:53 +0000 (GMT)
Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com
[10.47.209.197])
by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id
52J0pqBj023892
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 19 Mar 2025 00:51:52 GMT
Received: from hu-wcheng-lv.qualcomm.com (10.49.16.6) by
nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1544.9; Tue, 18 Mar 2025 17:51:52 -0700
From: Wesley Cheng <quic_wcheng@quicinc.com>
To: <srinivas.kandagatla@linaro.org>, <mathias.nyman@intel.com>,
<perex@perex.cz>, <conor+dt@kernel.org>, <dmitry.torokhov@gmail.com>,
<corbet@lwn.net>, <broonie@kernel.org>, <lgirdwood@gmail.com>,
<krzk+dt@kernel.org>, <pierre-louis.bossart@linux.intel.com>,
<Thinh.Nguyen@synopsys.com>, <tiwai@suse.com>, <robh@kernel.org>,
<gregkh@linuxfoundation.org>
CC: <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-sound@vger.kernel.org>, <linux-input@vger.kernel.org>,
<linux-usb@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>,
<linux-doc@vger.kernel.org>, Wesley Cheng <quic_wcheng@quicinc.com>
Subject: [PATCH v36 04/31] usb: host: xhci-plat: Set XHCI max interrupters if
property is present
Date: Tue, 18 Mar 2025 17:51:14 -0700
Message-ID: <20250319005141.312805-5-quic_wcheng@quicinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250319005141.312805-1-quic_wcheng@quicinc.com>
References: <20250319005141.312805-1-quic_wcheng@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-usb@vger.kernel.org
List-Id: <linux-usb.vger.kernel.org>
List-Subscribe: <mailto:linux-usb+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-usb+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: nalasex01b.na.qualcomm.com (10.47.209.197) To
nalasex01b.na.qualcomm.com (10.47.209.197)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-ORIG-GUID: whsW83I4jICzSuqv0YrCThsXmeAjoNT7
X-Proofpoint-GUID: whsW83I4jICzSuqv0YrCThsXmeAjoNT7
X-Authority-Analysis: v=2.4 cv=aMLwqa9m c=1 sm=1 tr=0 ts=67da1529 cx=c_pps
a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17
a=3H110R4YSZwA:10 a=Vs1iUdzkB0EA:10 a=COk6AnOGAAAA:8 a=dEvupuCLpZ67s4bg89oA:9
a=TjNXssC_j7lpFel5tvFf:22
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34
definitions=2025-03-18_10,2025-03-17_03,2024-11-22_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
impostorscore=0
priorityscore=1501 spamscore=0 clxscore=1015 phishscore=0 mlxscore=0
suspectscore=0 malwarescore=0 mlxlogscore=999 bulkscore=0 adultscore=0
lowpriorityscore=0 classifier=spam authscore=0 authtc=n/a authcc=
route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000
definitions=main-2503190003
|
| Series |
[v36,01/31] xhci: sideband: add initial api to register a secondary interrupter entity
|
expand
|
diff --git a/drivers/usb/host/xhci-plat.c b/drivers/usb/host/xhci-plat.c index 3155e3a842da..6dab142e7278 100644 --- a/drivers/usb/host/xhci-plat.c +++ b/drivers/usb/host/xhci-plat.c @@ -267,6 +267,8 @@ int xhci_plat_probe(struct platform_device *pdev, struct device *sysdev, const s device_property_read_u32(tmpdev, "imod-interval-ns", &xhci->imod_interval); + device_property_read_u16(tmpdev, "num-hc-interrupters", + &xhci->max_interrupters); } /*
Some platforms may want to limit the number of XHCI interrupters allocated. This is passed to xhci-plat as a device property. Ensure that this is read and the max_interrupters field is set. Signed-off-by: Wesley Cheng <quic_wcheng@quicinc.com> --- drivers/usb/host/xhci-plat.c | 2 ++ 1 file changed, 2 insertions(+)