| Message ID | 20240904-qcs8300_initial_dtsi-v1-17-d0ea9afdc007@quicinc.com |
|---|---|
| State | New |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 327E91CCEE7;
Wed, 4 Sep 2024 08:36:51 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1725439012; cv=none;
b=mRpz3kMij6v1tj2HMjXpsdtIXfkvZiNiCITym9ZM3hJ5ZVoZFQZfF7oz1TAu6yqS4Ujws79jI2IwnC/e9yT7Ffh31W9tueMKOIbcvYI+auhqtiLoa8uLsuZKsNI3N/LNtXJ8ggcw3htCDPkAufPgJxgmz1dBpX7T1J0gcE5H0fU=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1725439012; c=relaxed/simple;
bh=QAA/QXk8E1d8ShBjEsuOuFsGFoHJEzyO6/K2l84OjQI=;
h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References:
In-Reply-To:To:CC;
b=Xf5GA7SK78Vwvon+e0Xg+Ha0lpeX42IrNz9g286R3Bw66u7vVECHdBzQfVhk3njF2Kn98eFUdNwDwZt8S1B4sW1/yls7ZH1RsRd7n4ekgDNevhnoC/A+61HZo7wy/1xUsnUJhzWT87HZaEVZL3khTYn5WxpG1aYWP9BPYYlUpgI=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=akmIsguz; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="akmIsguz"
Received: from pps.filterd (m0279871.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id
4840W2Ph009100;
Wed, 4 Sep 2024 08:36:32 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
cc:content-transfer-encoding:content-type:date:from:in-reply-to
:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
GztsBsEtl+9eKol653J7gvP+NJtUNATKJhze6V3eJ9Y=; b=akmIsguzO2ZX5mAB
IJ2yjYfNmQtunw6CgR/KwxrKgghJVCXvB1phcLksby08xA2ohw3LmpjU81cgl97A
xmewp6m+2wt3vtxJKyPXz0sqHWh7rnScXlFsx1ec9q+z3Da9TevRf+uXRpXCkDak
rM5a02USeMXiIDAfx0/ShAhdejM/UmEQPQixPN9nx7m7u5nbmbHmfc7i85XbqSZp
cKW8w2+uEPfd1n1YozKDCbixNpiE9Nnhv4PltoLu1RLZOkegRVT1SLF5BZ97U4LF
Yi4Mbl8R6ooQlPwurQ/s5dqh8mfILdVC8pqnajHlMGEl2defgjfpr2ifQGgB1BfT
XqegtQ==
Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 41btrxt24p-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 04 Sep 2024 08:36:32 +0000 (GMT)
Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com
[10.47.209.197])
by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id
4848aVqb007908
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 4 Sep 2024 08:36:31 GMT
Received: from jingyw-gv.qualcomm.com (10.80.80.8) by
nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1544.9; Wed, 4 Sep 2024 01:36:23 -0700
From: Jingyi Wang <quic_jingyw@quicinc.com>
Date: Wed, 4 Sep 2024 16:33:58 +0800
Subject: [PATCH 17/19] arm64: defconfig: enable clock controller,
interconnect and pinctrl for QCS8300
Precedence: bulk
X-Mailing-List: linux-pm@vger.kernel.org
List-Id: <linux-pm.vger.kernel.org>
List-Subscribe: <mailto:linux-pm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-pm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-ID: <20240904-qcs8300_initial_dtsi-v1-17-d0ea9afdc007@quicinc.com>
References: <20240904-qcs8300_initial_dtsi-v1-0-d0ea9afdc007@quicinc.com>
In-Reply-To: <20240904-qcs8300_initial_dtsi-v1-0-d0ea9afdc007@quicinc.com>
To: Bjorn Andersson <andersson@kernel.org>,
Mathieu Poirier
<mathieu.poirier@linaro.org>,
Rob Herring <robh@kernel.org>,
"Krzysztof
Kozlowski" <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
"Bartosz
Golaszewski" <bartosz.golaszewski@linaro.org>,
Vinod Koul <vkoul@kernel.org>,
Kishon Vijay Abraham I <kishon@kernel.org>,
Manivannan Sadhasivam
<manivannan.sadhasivam@linaro.org>,
Alim Akhtar <alim.akhtar@samsung.com>,
Avri Altman <avri.altman@wdc.com>,
Bart Van Assche <bvanassche@acm.org>,
"Andy Gross" <agross@kernel.org>,
Ulf Hansson <ulf.hansson@linaro.org>,
"Thomas Gleixner" <tglx@linutronix.de>, Will Deacon <will@kernel.org>,
Robin
Murphy <robin.murphy@arm.com>, Joerg Roedel <joro@8bytes.org>,
Konrad Dybcio
<konradybcio@kernel.org>,
Robert Marko <robimarko@gmail.com>,
Das Srinagesh
<quic_gurus@quicinc.com>,
Jassi Brar <jassisinghbrar@gmail.com>, Lee Jones
<lee@kernel.org>,
Srinivas Kandagatla <srinivas.kandagatla@linaro.org>,
Catalin Marinas <catalin.marinas@arm.com>
CC: <linux-arm-msm@vger.kernel.org>, <linux-remoteproc@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-phy@lists.infradead.org>, <linux-scsi@vger.kernel.org>,
<linux-pm@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
<iommu@lists.linux.dev>, Jingyi Wang <quic_jingyw@quicinc.com>
X-Mailer: b4 0.15-dev-99b12
X-Developer-Signature: v=1; a=ed25519-sha256; t=1725438840; l=1228;
i=quic_jingyw@quicinc.com; s=20240829; h=from:subject:message-id;
bh=QAA/QXk8E1d8ShBjEsuOuFsGFoHJEzyO6/K2l84OjQI=;
b=dzI6Sx43gGanog7SptpebELyRxF1CNTaAtrY15awmEqPIJzkkqY/yrvTGNQQMhxZEqGjukYML
/T+RfdR7RmUDLw6/0k1MLsEeXtChnxaAYbR8BPLap1i5q0qlDicUZhN
X-Developer-Key: i=quic_jingyw@quicinc.com; a=ed25519;
pk=3tHAHZsIl3cClXtU9HGR1okpPOs9Xyy1M0jzHw6A/qs=
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01b.na.qualcomm.com (10.47.209.197)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: Gdn2eUxy1m7AE4RC-4SwSKR6gL1xv0RS
X-Proofpoint-ORIG-GUID: Gdn2eUxy1m7AE4RC-4SwSKR6gL1xv0RS
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29
definitions=2024-09-04_05,2024-09-04_01,2024-09-02_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
malwarescore=0 bulkscore=0
clxscore=1015 suspectscore=0 phishscore=0 impostorscore=0
priorityscore=1501 mlxscore=0 mlxlogscore=766 spamscore=0
lowpriorityscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx
scancount=1 engine=8.19.0-2407110000 definitions=main-2409040065
|
| Series |
Add initial support for QCS8300
|
expand
|
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 81ca46e3ab4b..a9ba6b25a0ed 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -606,6 +606,7 @@ CONFIG_PINCTRL_MSM8996=y CONFIG_PINCTRL_MSM8998=y CONFIG_PINCTRL_QCM2290=y CONFIG_PINCTRL_QCS404=y +CONFIG_PINCTRL_QCS8300=y CONFIG_PINCTRL_QDF2XXX=y CONFIG_PINCTRL_QDU1000=y CONFIG_PINCTRL_SA8775P=y @@ -1317,6 +1318,7 @@ CONFIG_MSM_MMCC_8998=m CONFIG_QCM_GCC_2290=y CONFIG_QCM_DISPCC_2290=m CONFIG_QCS_GCC_404=y +CONFIG_QCS_GCC_8300=y CONFIG_QDU_GCC_1000=y CONFIG_SC_CAMCC_8280XP=m CONFIG_SC_DISPCC_7280=m @@ -1618,6 +1620,7 @@ CONFIG_INTERCONNECT_QCOM_MSM8996=y CONFIG_INTERCONNECT_QCOM_OSM_L3=m CONFIG_INTERCONNECT_QCOM_QCM2290=y CONFIG_INTERCONNECT_QCOM_QCS404=m +CONFIG_INTERCONNECT_QCOM_QCS8300=y CONFIG_INTERCONNECT_QCOM_QDU1000=y CONFIG_INTERCONNECT_QCOM_SA8775P=y CONFIG_INTERCONNECT_QCOM_SC7180=y
Enable clock controller, interrconnect and pinctrl for QCS8300. It needs to be built-in for UART to provide a console. Signed-off-by: Jingyi Wang <quic_jingyw@quicinc.com> --- arch/arm64/configs/defconfig | 3 +++ 1 file changed, 3 insertions(+)