[v8,02/24] RISC-V: Add FIRMWARE_READ_HI definition

Message ID	20240420151741.962500-3-atishp@rivosinc.com
State	Accepted
Commit	5d4acb7f2e1af1a5160870dbd11d2bd3a86007ed
Headers	show Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB87D13DDBC for <linux-kselftest@vger.kernel.org>; Fri, 19 Apr 2024 23:47:48 +0000 (UTC) From: Atish Patra <atishp@rivosinc.com> To: linux-kernel@vger.kernel.org Cc: Atish Patra <atishp@rivosinc.com>, Andrew Jones <ajones@ventanamicro.com>, =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= <cleger@rivosinc.com>, Conor Dooley <conor.dooley@microchip.com>, Anup Patel <anup@brainfault.org>, Ajay Kaher <ajay.kaher@broadcom.com>, Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alexghiti@rivosinc.com>, samuel.holland@sifive.com, Juergen Gross <jgross@suse.com>, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, linux-kselftest@vger.kernel.org, linux-riscv@lists.infradead.org, Mark Rutland <mark.rutland@arm.com>, Palmer Dabbelt <palmer@dabbelt.com>, Paolo Bonzini <pbonzini@redhat.com>, Paul Walmsley <paul.walmsley@sifive.com>, Shuah Khan <shuah@kernel.org>, virtualization@lists.linux.dev, Will Deacon <will@kernel.org>, x86@kernel.org Subject: [PATCH v8 02/24] RISC-V: Add FIRMWARE_READ_HI definition Date: Sat, 20 Apr 2024 08:17:18 -0700 Message-Id: <20240420151741.962500-3-atishp@rivosinc.com> In-Reply-To: <20240420151741.962500-1-atishp@rivosinc.com> References: <20240420151741.962500-1-atishp@rivosinc.com> Precedence: bulk MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit
Series	RISC-V SBI v2.0 PMU improvements and Perf sampling in KVM guest \| expand [v8,00/24] RISC-V SBI v2.0 PMU improvements and Perf sampling in KVM guest [v8,01/24] RISC-V: Fix the typo in Scountovf CSR name [v8,02/24] RISC-V: Add FIRMWARE_READ_HI definition [v8,03/24] drivers/perf: riscv: Read upper bits of a firmware counter [v8,04/24] drivers/perf: riscv: Use BIT macro for shifting operations [v8,05/24] RISC-V: Add SBI PMU snapshot definitions [v8,06/24] RISC-V: KVM: Rename the SBI_STA_SHMEM_DISABLE to a generic name [v8,07/24] RISC-V: Use the minor version mask while computing sbi version [v8,08/24] drivers/perf: riscv: Fix counter mask iteration for RV32 [v8,09/24] drivers/perf: riscv: Implement SBI PMU snapshot function [v8,10/24] RISC-V: KVM: Fix the initial sample period value [v8,11/24] RISC-V: KVM: No need to update the counter value during reset [v8,12/24] RISC-V: KVM: No need to exit to the user space if perf event failed [v8,13/24] RISC-V: KVM: Implement SBI PMU Snapshot feature [v8,14/24] RISC-V: KVM: Add perf sampling support for guests [v8,15/24] RISC-V: KVM: Support 64 bit firmware counters on RV32 [v8,16/24] RISC-V: KVM: Improve firmware counter read function [v8,17/24] KVM: riscv: selftests: Move sbi definitions to its own header file [v8,18/24] KVM: riscv: selftests: Add helper functions for extension checks [v8,19/24] KVM: riscv: selftests: Add Sscofpmf to get-reg-list test [v8,20/24] KVM: riscv: selftests: Add SBI PMU extension definitions [v8,21/24] KVM: riscv: selftests: Add SBI PMU selftest [v8,22/24] KVM: riscv: selftests: Add a test for PMU snapshot functionality [v8,23/24] KVM: riscv: selftests: Add a test for counter overflow [v8,24/24] KVM: riscv: selftests: Add commandline option for SBI PMU test

Message ID

20240420151741.962500-3-atishp@rivosinc.com

State

Accepted

Commit

5d4acb7f2e1af1a5160870dbd11d2bd3a86007ed

Headers

From: Atish Patra <atishp@rivosinc.com>
To: linux-kernel@vger.kernel.org
Cc: Atish Patra <atishp@rivosinc.com>, Andrew Jones <ajones@ventanamicro.com>,
	=?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= <cleger@rivosinc.com>,
 Conor Dooley <conor.dooley@microchip.com>, Anup Patel <anup@brainfault.org>,
 Ajay Kaher <ajay.kaher@broadcom.com>, Albert Ou <aou@eecs.berkeley.edu>,
 Alexandre Ghiti <alexghiti@rivosinc.com>, samuel.holland@sifive.com,
 Juergen Gross <jgross@suse.com>, kvm-riscv@lists.infradead.org,
 kvm@vger.kernel.org, linux-kselftest@vger.kernel.org,
 linux-riscv@lists.infradead.org, Mark Rutland <mark.rutland@arm.com>,
 Palmer Dabbelt <palmer@dabbelt.com>, Paolo Bonzini <pbonzini@redhat.com>,
 Paul Walmsley <paul.walmsley@sifive.com>, Shuah Khan <shuah@kernel.org>,
 virtualization@lists.linux.dev, Will Deacon <will@kernel.org>, x86@kernel.org
Subject: [PATCH v8 02/24] RISC-V: Add FIRMWARE_READ_HI definition
Date: Sat, 20 Apr 2024 08:17:18 -0700
Message-Id: <20240420151741.962500-3-atishp@rivosinc.com>
In-Reply-To: <20240420151741.962500-1-atishp@rivosinc.com>
References: <20240420151741.962500-1-atishp@rivosinc.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Series

RISC-V SBI v2.0 PMU improvements and Perf sampling in KVM guest | expand

Commit Message

Atish Kumar Patra April 20, 2024, 3:17 p.m. UTC

SBI v2.0 added another function to SBI PMU extension to read
the upper bits of a counter with width larger than XLEN.

Add the definition for that function.

Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Clément Léger <cleger@rivosinc.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Atish Patra <atishp@rivosinc.com>
---
 arch/riscv/include/asm/sbi.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/riscv/include/asm/sbi.h b/arch/riscv/include/asm/sbi.h
index 6e68f8dff76b..ef8311dafb91 100644
--- a/arch/riscv/include/asm/sbi.h
+++ b/arch/riscv/include/asm/sbi.h
@@ -131,6 +131,7 @@  enum sbi_ext_pmu_fid {
 	SBI_EXT_PMU_COUNTER_START,
 	SBI_EXT_PMU_COUNTER_STOP,
 	SBI_EXT_PMU_COUNTER_FW_READ,
+	SBI_EXT_PMU_COUNTER_FW_READ_HI,
 };
 
 union sbi_pmu_ctr_info {

[v8,02/24] RISC-V: Add FIRMWARE_READ_HI definition

Commit Message

Patch