new file mode 100644
@@ -0,0 +1,77 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/starfive,jh8100-syscrg.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: StarFive JH8100 System Clock and Reset Generator
+
+maintainers:
+ - Sia Jee Heng <jeeheng.sia@starfivetech.com>
+
+properties:
+ compatible:
+ const: starfive,jh8100-syscrg
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ items:
+ - description: Main Oscillator (24 MHz)
+ - description: External MCLK clock
+ - description: PLL0
+ - description: PLL1
+ - description: PLL2
+ - description: PLL3
+ - description: PLL4
+ - description: PLL6
+ - description: PLL7
+
+ clock-names:
+ items:
+ - const: osc
+ - const: mclk-ext
+ - const: pll0
+ - const: pll1
+ - const: pll2
+ - const: pll3
+ - const: pll4
+ - const: pll6
+ - const: pll7
+
+ '#clock-cells':
+ const: 1
+ description:
+ See <dt-bindings/clock/starfive,jh8100-crg.h> for valid indices.
+
+ '#reset-cells':
+ const: 1
+ description:
+ See <dt-bindings/reset/starfive,jh8100-crg.h> for valid indices.
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - '#clock-cells'
+ - '#reset-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/starfive,jh8100-crg.h>
+
+ clock-controller@126d0000 {
+ compatible = "starfive,jh8100-syscrg";
+ reg = <0x126d0000 0x10000>;
+ clocks = <&osc>, <&mclk_ext>, <&pll0>, <&pll1>,
+ <&pll2>, <&pll3>, <&pll4>, <&pll6>, <&pll7>;
+ clock-names = "osc", "mclk-ext", "pll0", "pll1",
+ "pll2", "pll3", "pll4",
+ "pll6", "pll7";
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
new file mode 100644
@@ -0,0 +1,122 @@
+/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
+/*
+ * Copyright (C) 2023 StarFive Technology Co., Ltd.
+ * Sia Jee Heng <jeeheng.sia@starfivetech.com>
+ *
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_STARFIVE_JH8100_H__
+#define __DT_BINDINGS_CLOCK_STARFIVE_JH8100_H__
+
+/* SYSCRG clocks */
+#define JH8100_SYSCLK_VDEC_ROOT_PREOSC 0
+#define JH8100_SYSCLK_VDEC_ROOT 1
+#define JH8100_SYSCLK_VENC_ROOT_PREOSC 2
+#define JH8100_SYSCLK_VENC_ROOT 3
+#define JH8100_SYSCLK_GPU_ROOT 4
+#define JH8100_SYSCLK_GPU_CORE 5
+#define JH8100_SYSCLK_VOUT_ROOT0_PREOSC 6
+#define JH8100_SYSCLK_VOUT_ROOT0 7
+#define JH8100_SYSCLK_VOUT_ROOT1_PREOSC 8
+#define JH8100_SYSCLK_VOUT_ROOT1 9
+#define JH8100_SYSCLK_VOUT_SCAN_ATS 10
+#define JH8100_SYSCLK_PERH_ROOT_PREOSC 11
+#define JH8100_SYSCLK_PERH_ROOT 12
+#define JH8100_SYSCLK_AXI_200_PREOSC 13
+#define JH8100_SYSCLK_AXI_200 14
+#define JH8100_SYSCLK_AXI_200_GMAC 15
+#define JH8100_SYSCLK_AXI_500_PREOSC 16
+#define JH8100_SYSCLK_AXI_500 17
+#define JH8100_SYSCLK_AXI_500_PCIEX1A 18
+#define JH8100_SYSCLK_AXI_500_PCIEX1B 19
+#define JH8100_SYSCLK_AXI_500_PCIEX2 20
+#define JH8100_SYSCLK_AXI_500_PCIEX8 21
+#define JH8100_SYSCLK_AXI_400_PREOSC 22
+#define JH8100_SYSCLK_AXI_400 23
+#define JH8100_SYSCLK_AXI_400_APBOOTRAM 24
+#define JH8100_SYSCLK_AXI_125_PREOSC 25
+#define JH8100_SYSCLK_AXI_125 26
+#define JH8100_SYSCLK_AHB0_PREOSC 27
+#define JH8100_SYSCLK_AHB0 28
+#define JH8100_SYSCLK_APB_BUS_FUNC 29
+#define JH8100_SYSCLK_APB_BUS 30
+#define JH8100_SYSCLK_APB_BUS_PER0 31
+#define JH8100_SYSCLK_APB_BUS_PER1 32
+#define JH8100_SYSCLK_APB_BUS_PER2 33
+#define JH8100_SYSCLK_APB_BUS_PER3 34
+#define JH8100_SYSCLK_APB_BUS_PER4 35
+#define JH8100_SYSCLK_APB_BUS_PER5 36
+#define JH8100_SYSCLK_APB_BUS_PER6 37
+#define JH8100_SYSCLK_APB_BUS_PER7 38
+#define JH8100_SYSCLK_APB_BUS_PER8 39
+#define JH8100_SYSCLK_APB_BUS_PER9 40
+#define JH8100_SYSCLK_APB_BUS_PER10 41
+#define JH8100_SYSCLK_SPI_CORE_100 42
+#define JH8100_SYSCLK_PLL1_DIV2 43
+#define JH8100_SYSCLK_PLL2_DIV2 44
+#define JH8100_SYSCLK_PLL3_DIV2 45
+#define JH8100_SYSCLK_PLL4_DIV2 46
+#define JH8100_SYSCLK_PLL6_DIV2 47
+#define JH8100_SYSCLK_PLL7_DIV2 48
+#define JH8100_SYSCLK_AUDIO_ROOT 49
+#define JH8100_SYSCLK_MCLK_INNER 50
+#define JH8100_SYSCLK_MCLK 51
+#define JH8100_SYSCLK_MCLK_OUT 52
+#define JH8100_SYSCLK_ISP_2X_PREOSC 53
+#define JH8100_SYSCLK_ISP_2X 54
+#define JH8100_SYSCLK_ISP_AXI 55
+#define JH8100_SYSCLK_GCLK1 56
+#define JH8100_SYSCLK_GCLK2 57
+#define JH8100_SYSCLK_GCLK3 58
+#define JH8100_SYSCLK_GCLK4 59
+#define JH8100_SYSCLK_GCLK6 60
+#define JH8100_SYSCLK_GCLK7 61
+#define JH8100_SYSCLK_FLEXNOC0_PREOSC 62
+#define JH8100_SYSCLK_FLEXNOC0 63
+#define JH8100_SYSCLK_FLEXNOC1_PREOSC 64
+#define JH8100_SYSCLK_FLEXNOC1 65
+#define JH8100_SYSCLK_FLEXNOC2_PREOSC 66
+#define JH8100_SYSCLK_FLEXNOC2 67
+#define JH8100_SYSCLK_VDEC_CORE 68
+#define JH8100_SYSCLK_GPU_CORE_ICG 69
+#define JH8100_SYSCLK_IMG_GPU_CLK_APB 70
+#define JH8100_SYSCLK_IMG_GPU_RTC_TOGGLE 71
+#define JH8100_SYSCLK_IMG_GPU_TIMER_USC 72
+#define JH8100_SYSCLK_HIFI4_CORE_PREOSC 73
+#define JH8100_SYSCLK_HIFI4_CORE 74
+#define JH8100_SYSCLK_E_200_PREOSC 75
+#define JH8100_SYSCLK_E_200 76
+#define JH8100_SYSCLK_HD_AUDIO_48M 77
+#define JH8100_SYSCLK_VOUT_DC_CORE 78
+#define JH8100_SYSCLK_VOUT_AXI 79
+#define JH8100_SYSCLK_USB_WRAP_625 80
+#define JH8100_SYSCLK_USB_WRAP_480 81
+#define JH8100_SYSCLK_USB_WRAP_240 82
+#define JH8100_SYSCLK_USB_WRAP_60 83
+#define JH8100_SYSCLK_USB_WRAP_156P25 84
+#define JH8100_SYSCLK_USB_WRAP_312P5 85
+#define JH8100_SYSCLK_USB_125M 86
+#define JH8100_SYSCLK_FLEXNOC_APBOOTRAM 87
+#define JH8100_SYSCLK_FLEXNOC_PCIEX1AMST 88
+#define JH8100_SYSCLK_FLEXNOC_PCIEX1ASLV 89
+#define JH8100_SYSCLK_FLEXNOC_PCIEX1BMST 90
+#define JH8100_SYSCLK_FLEXNOC_PCIEX1BSLV 91
+#define JH8100_SYSCLK_FLEXNOC_PCIEX2MST 92
+#define JH8100_SYSCLK_FLEXNOC_PCIEX2SLV 93
+#define JH8100_SYSCLK_FLEXNOC_PCIEX8MST 94
+#define JH8100_SYSCLK_FLEXNOC_PCIEX8SLV 95
+#define JH8100_SYSCLK_FLEXNOC_GMACSYSSLV 96
+#define JH8100_SYSCLK_GMAC_SRC 97
+#define JH8100_SYSCLK_GMAC1_GTXCLK_TOP 98
+#define JH8100_SYSCLK_GMAC1_PTP 99
+#define JH8100_SYSCLK_HD_AUDIO_SYSTEM_CLOCK 100
+#define JH8100_SYSCLK_HD_AUDIO_CLOCK_48 101
+#define JH8100_SYSCLK_HD_AUDIO_BCLK_POST_OCC_IN 102
+#define JH8100_SYSCLK_NNE_VIP_ACLK 103
+#define JH8100_SYSCLK_NNE_VIP_HCLK 104
+#define JH8100_SYSCLK_NNE_VIP_CLKCORE 105
+#define JH8100_SYSCLK_GPU_ICG_EN 106
+#define JH8100_SYSCLK_HD_AUDIO_ICG_EN 107
+#define JH8100_SYSCLK_NNE_ICG_EN 108
+
+#endif /* __DT_BINDINGS_CLOCK_STARFIVE_JH8100_H__ */
new file mode 100644
@@ -0,0 +1,21 @@
+/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
+/*
+ * Copyright (c) 2022-2023 StarFive Technology Co., Ltd.
+ */
+
+#ifndef __DT_BINDINGS_RESET_STARFIVE_JH8100_H__
+#define __DT_BINDINGS_RESET_STARFIVE_JH8100_H__
+
+/*
+ * SYSCRG resets: assert0
+ */
+#define JH8100_SYSRST_SYS_SYSCON 0
+#define JH8100_SYSRST_CLK_MOD 1
+#define JH8100_SYSRST_GPU 2
+#define JH8100_SYSRST_GPU_SPU 3
+#define JH8100_SYSRST_GPU_TVSENSOR 4
+#define JH8100_SYSRST_PPU_OP_NORET_GPU_RESET 5
+#define JH8100_SYSRST_NNE 6
+#define JH8100_SYSRST_HD_AUDIO 7
+
+#endif /* __DT_BINDINGS_RESET_STARFIVE_JH8100_H__ */