[4/6] ARM: ux500: select L2X0 cache on ux500

Message ID	1330199707-5179-4-git-send-email-mathieu.poirier@linaro.org
State	Accepted
Commit	68526e586307faadc49c27406dad3cb93f067eb0
Headers	show Return-Path: <patch+caf_=linaro-patchwork=canonical.com@linaro.org> Received-SPF: neutral (google.com: 209.85.210.50 is neither permitted nor denied by best guess record for domain of mathieu.poirier@linaro.org) client-ip=209.85.210.50; Received-SPF: pass (google.com: domain of mathieu.poirier@linaro.org designates 10.68.136.100 as permitted sender) client-ip=10.68.136.100; MIME-Version: 1.0 From: mathieu.poirier@linaro.org To: linus.walleij@linaro.org Cc: linux-arm-kernel@lists.infradead.org, arnd@arndb.de, patches@linaro.org Subject: [PATCH 4/6] ARM: ux500: select L2X0 cache on ux500 Date: Sat, 25 Feb 2012 12:55:05 -0700 Message-Id: <1330199707-5179-4-git-send-email-mathieu.poirier@linaro.org> In-Reply-To: <1330199707-5179-1-git-send-email-mathieu.poirier@linaro.org> References: <1330199707-5179-1-git-send-email-mathieu.poirier@linaro.org>

Message ID

1330199707-5179-4-git-send-email-mathieu.poirier@linaro.org

State

Accepted

Commit

68526e586307faadc49c27406dad3cb93f067eb0

Headers

Received-SPF: neutral (google.com: 209.85.210.50 is neither permitted nor
	denied by best guess record for domain of
	mathieu.poirier@linaro.org) client-ip=209.85.210.50; 
Received-SPF: pass (google.com: domain of mathieu.poirier@linaro.org
	designates 10.68.136.100 as permitted sender)
	client-ip=10.68.136.100; 
MIME-Version: 1.0
From: mathieu.poirier@linaro.org
To: linus.walleij@linaro.org
Cc: linux-arm-kernel@lists.infradead.org, arnd@arndb.de, patches@linaro.org
Subject: [PATCH 4/6] ARM: ux500: select L2X0 cache on ux500
Date: Sat, 25 Feb 2012 12:55:05 -0700
Message-Id: <1330199707-5179-4-git-send-email-mathieu.poirier@linaro.org>
In-Reply-To: <1330199707-5179-1-git-send-email-mathieu.poirier@linaro.org>
References: <1330199707-5179-1-git-send-email-mathieu.poirier@linaro.org>

Commit Message

Mathieu Poirier Feb. 25, 2012, 7:55 p.m. UTC

From: Arnd Bergmann <arnd@arndb.de>

The cache controller needs to be enabled for the
cortex-a9 specific errata that are also selected
to work.

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
---
 arch/arm/mach-ux500/Kconfig |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-ux500/Kconfig b/arch/arm/mach-ux500/Kconfig
index 50010b8..7ee7013 100644
--- a/arch/arm/mach-ux500/Kconfig
+++ b/arch/arm/mach-ux500/Kconfig
@@ -8,6 +8,7 @@  config UX500_SOC_COMMON
 	select ARM_ERRATA_753970
 	select ARM_ERRATA_754322
 	select ARM_ERRATA_764369
+	select CACHE_L2X0
 
 config UX500_SOC_DB5500
 	bool

[4/6] ARM: ux500: select L2X0 cache on ux500

Commit Message

Patch