| Message ID | 20230623203056.689705-26-varshini.rajendran@microchip.com |
|---|---|
| State | Accepted |
| Commit | 705a1280fb9c6e43713c27c69886a85fe8849a8f |
| Headers | show
Return-Path: <alsa-devel-bounces@alsa-project.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from alsa0.perex.cz (alsa0.perex.cz [77.48.224.243]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C4850EB64D7 for <alsa-devel@archiver.kernel.org>; Mon, 26 Jun 2023 11:29:59 +0000 (UTC) Received: from alsa1.perex.cz (alsa1.perex.cz [207.180.221.201]) (using TLSv1.2 with cipher ADH-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by alsa0.perex.cz (Postfix) with ESMTPS id 7D49FE12; Mon, 26 Jun 2023 13:29:07 +0200 (CEST) DKIM-Filter: OpenDKIM Filter v2.11.0 alsa0.perex.cz 7D49FE12 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=alsa-project.org; s=default; t=1687778997; bh=x1O902oFsQeoK9oVLCWEt+1yrZVqoxGg87zjZmWY034=; h=From:To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Archive:List-Help:List-Owner:List-Post:List-Subscribe: List-Unsubscribe:From; b=nJSIEUMKXbqucoqGunF/smGH6ZEk30o++IxDOAzwdkRsPX1Wsv9VIR0J6IjeTv+au qbJf8zdviMRiJYoQz1fRA5uOhUy90huTJ3xKPSCo5e0HUPkcNPovlXd2UQiLujdRvs b7tcB7BL6FZyyJUCxCitNi03CkMhPrqZ4cCQRLso= Received: by alsa1.perex.cz (Postfix, from userid 50401) id C9DBBF805C4; Mon, 26 Jun 2023 13:27:14 +0200 (CEST) Received: from mailman-core.alsa-project.org (mailman-core.alsa-project.org [10.254.200.10]) by alsa1.perex.cz (Postfix) with ESMTP id 1A251F805C4; Mon, 26 Jun 2023 13:27:14 +0200 (CEST) Received: by alsa1.perex.cz (Postfix, from userid 50401) id 004E9F80141; Fri, 23 Jun 2023 22:43:58 +0200 (CEST) Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by alsa1.perex.cz (Postfix) with ESMTPS id 94EC3F80130 for <alsa-devel@alsa-project.org>; Fri, 23 Jun 2023 22:43:56 +0200 (CEST) DKIM-Filter: OpenDKIM Filter v2.11.0 alsa1.perex.cz 94EC3F80130 Authentication-Results: alsa1.perex.cz; dkim=pass (2048-bit key, unprotected) header.d=microchip.com header.i=@microchip.com header.a=rsa-sha256 header.s=mchp header.b=XbYPNCgj DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1687553038; x=1719089038; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=x1O902oFsQeoK9oVLCWEt+1yrZVqoxGg87zjZmWY034=; b=XbYPNCgjArBvq/df+VI47nZm+wEOT+XvH3YWXTjVLULlqwIUQP+gk/Cq ZmRmT1JTtjaQaA0PwznsoYTY3gI49kumykvvfTohhac1VSVhe0vxRCEkS YrDgv9UBW/o2YqldsgGyLN0k4PHkWbSp0JQ661eBiqvN8jKg57TLvDZpy JYxJiVkoLx/B1DqaJAAQvIj6cGMGE7OoVAEvFisk+URM+M3U8seFsgqh2 sJqD0e5jFJgu2YJa4VUdIrIiPNbDa3jiH065LIwqA9pkadFBfzR9SgPeH +j11VDIDgCc8Dz/kgg/wox8rcdQ00Z7UsC1scGLrtcC5O+qrpXTVHyU3j Q==; X-IronPort-AV: E=Sophos;i="6.01,153,1684825200"; d="scan'208";a="217419442" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 23 Jun 2023 13:43:54 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Fri, 23 Jun 2023 13:43:37 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Fri, 23 Jun 2023 13:43:08 -0700 From: Varshini Rajendran <varshini.rajendran@microchip.com> To: <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@microchip.com>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <herbert@gondor.apana.org.au>, <davem@davemloft.net>, <vkoul@kernel.org>, <tglx@linutronix.de>, <maz@kernel.org>, <lee@kernel.org>, <ulf.hansson@linaro.org>, <tudor.ambarus@linaro.org>, <miquel.raynal@bootlin.com>, <richard@nod.at>, <vigneshr@ti.com>, <edumazet@google.com>, <kuba@kernel.org>, <pabeni@redhat.com>, <linus.walleij@linaro.org>, <p.zabel@pengutronix.de>, <olivia@selenic.com>, <a.zummo@towertech.it>, <radu_nicolae.pirea@upb.ro>, <richard.genoud@gmail.com>, <gregkh@linuxfoundation.org>, <lgirdwood@gmail.com>, <broonie@kernel.org>, <wim@linux-watchdog.org>, <linux@roeck-us.net>, <arnd@arndb.de>, <olof@lixom.net>, <soc@kernel.org>, <linux@armlinux.org.uk>, <sre@kernel.org>, <jerry.ray@microchip.com>, <horatiu.vultur@microchip.com>, <durai.manickamkr@microchip.com>, <varshini.rajendran@microchip.com>, <andrew@lunn.ch>, <alain.volmat@foss.st.com>, <neil.armstrong@linaro.org>, <mihai.sain@microchip.com>, <eugen.hristev@collabora.com>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-crypto@vger.kernel.org>, <dmaengine@vger.kernel.org>, <linux-i2c@vger.kernel.org>, <linux-mmc@vger.kernel.org>, <linux-mtd@lists.infradead.org>, <netdev@vger.kernel.org>, <linux-gpio@vger.kernel.org>, <linux-rtc@vger.kernel.org>, <linux-spi@vger.kernel.org>, <linux-serial@vger.kernel.org>, <alsa-devel@alsa-project.org>, <linux-usb@vger.kernel.org>, <linux-watchdog@vger.kernel.org>, <linux-pm@vger.kernel.org> CC: <Hari.PrasathGE@microchip.com>, <cristian.birsan@microchip.com>, <balamanikandan.gunasundar@microchip.com>, <manikandan.m@microchip.com>, <dharma.b@microchip.com>, <nayabbasha.sayed@microchip.com>, <balakrishnan.s@microchip.com> Subject: [PATCH v2 25/45] dt-bindings: atmel-nand: add microchip,sam9x7-pmecc Date: Sat, 24 Jun 2023 02:00:36 +0530 Message-ID: <20230623203056.689705-26-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230623203056.689705-1-varshini.rajendran@microchip.com> References: <20230623203056.689705-1-varshini.rajendran@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-MailFrom: Varshini.Rajendran@microchip.com X-Mailman-Rule-Hits: nonmember-moderation X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; emergency; loop; banned-address; member-moderation; header-match-alsa-devel.alsa-project.org-0; header-match-alsa-devel.alsa-project.org-1 Message-ID-Hash: G7AXXECW4AR7RMHZLBE4CKV2YCJVY7MX X-Message-ID-Hash: G7AXXECW4AR7RMHZLBE4CKV2YCJVY7MX X-Mailman-Approved-At: Mon, 26 Jun 2023 11:26:55 +0000 X-Mailman-Version: 3.3.8 Precedence: list List-Id: "Alsa-devel mailing list for ALSA developers - http://www.alsa-project.org" <alsa-devel.alsa-project.org> Archived-At: <https://mailman.alsa-project.org/hyperkitty/list/alsa-devel@alsa-project.org/message/G7AXXECW4AR7RMHZLBE4CKV2YCJVY7MX/> List-Archive: <https://mailman.alsa-project.org/hyperkitty/list/alsa-devel@alsa-project.org/> List-Help: <mailto:alsa-devel-request@alsa-project.org?subject=help> List-Owner: <mailto:alsa-devel-owner@alsa-project.org> List-Post: <mailto:alsa-devel@alsa-project.org> List-Subscribe: <mailto:alsa-devel-join@alsa-project.org> List-Unsubscribe: <mailto:alsa-devel-leave@alsa-project.org> |
| Series |
Add support for sam9x7 SoC family
|
expand
|
On 23/06/2023 22:30, Varshini Rajendran wrote: > Add microchip,sam9x7-pmecc to DT bindings documentation. > > Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> > --- > Documentation/devicetree/bindings/mtd/atmel-nand.txt | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/Documentation/devicetree/bindings/mtd/atmel-nand.txt b/Documentation/devicetree/bindings/mtd/atmel-nand.txt > index 50645828ac20..9c9dfab38fdf 100644 > --- a/Documentation/devicetree/bindings/mtd/atmel-nand.txt > +++ b/Documentation/devicetree/bindings/mtd/atmel-nand.txt > @@ -56,6 +56,7 @@ Required properties: > "atmel,sama5d4-pmecc" > "atmel,sama5d2-pmecc" > "microchip,sam9x60-pmecc" > + "microchip,sam9x7-pmecc" That's not what your DTS is saying. NAK. Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/mtd/atmel-nand.txt b/Documentation/devicetree/bindings/mtd/atmel-nand.txt index 50645828ac20..9c9dfab38fdf 100644 --- a/Documentation/devicetree/bindings/mtd/atmel-nand.txt +++ b/Documentation/devicetree/bindings/mtd/atmel-nand.txt @@ -56,6 +56,7 @@ Required properties: "atmel,sama5d4-pmecc" "atmel,sama5d2-pmecc" "microchip,sam9x60-pmecc" + "microchip,sam9x7-pmecc" - reg: should contain 2 register ranges. The first one is pointing to the PMECC block, and the second one to the PMECC_ERRLOC block.
Add microchip,sam9x7-pmecc to DT bindings documentation. Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> --- Documentation/devicetree/bindings/mtd/atmel-nand.txt | 1 + 1 file changed, 1 insertion(+)