mbox series

[v2,0/2] dt-bindings: sifive: fix dt-schema errors

Message ID CABMhjYp3xUyQ9q6nXHvEA2zuzhYi0ETn6UETeH1apWf2n2eP7A@mail.gmail.com
Headers show
Series dt-bindings: sifive: fix dt-schema errors | expand

Message

Atul Khare June 8, 2022, 11:39 p.m. UTC
The patch series fixes dt-schema validation errors that can be reproduced
using the following: make ARCH=riscv defconfig; make ARCH=riscv
dt_binding_check dtbs_check

This is a rebased version of https://tinyurl.com/yvdvmsjd, and excludes
two patches that are now redundant.

Atul Khare (2):
  dt-bindings: sifive: add cache-set value of 2048
  dt-bindings: sifive: add gpio-line-names

 Documentation/devicetree/bindings/gpio/sifive,gpio.yaml      | 3 +++
 Documentation/devicetree/bindings/riscv/sifive-l2-cache.yaml | 4 +++-
 2 files changed, 6 insertions(+), 1 deletion(-)

--
2.34.1

Comments

Rob Herring (Arm) June 9, 2022, 3:13 p.m. UTC | #1
On Wed, Jun 08, 2022 at 04:39:23PM -0700, Atul Khare wrote:
> The patch series fixes dt-schema validation errors that can be reproduced
> using the following: make ARCH=riscv defconfig; make ARCH=riscv
> dt_binding_check dtbs_check
> 
> This is a rebased version of https://tinyurl.com/yvdvmsjd, and excludes
> two patches that are now redundant.
> 
> Atul Khare (2):
>   dt-bindings: sifive: add cache-set value of 2048
>   dt-bindings: sifive: add gpio-line-names

Your series is not properly threaded. git-send-email does this for you 
by default unless you tell it not to.

> 
>  Documentation/devicetree/bindings/gpio/sifive,gpio.yaml      | 3 +++
>  Documentation/devicetree/bindings/riscv/sifive-l2-cache.yaml | 4 +++-
>  2 files changed, 6 insertions(+), 1 deletion(-)
> 
> --
> 2.34.1
>
Conor Dooley June 18, 2022, 12:40 p.m. UTC | #2
On 09/06/2022 00:39, Atul Khare wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> The patch series fixes dt-schema validation errors that can be reproduced
> using the following: make ARCH=riscv defconfig; make ARCH=riscv
> dt_binding_check dtbs_check
> 
> This is a rebased version of https://tinyurl.com/yvdvmsjd, and excludes
> two patches that are now redundant.

Hey Atul,
Any word on (an applicable) v3? Would like to get rid of this last
couple of warnings.
Thanks,
Conor.

> 
> Atul Khare (2):
>   dt-bindings: sifive: add cache-set value of 2048
>   dt-bindings: sifive: add gpio-line-names
> 
>  Documentation/devicetree/bindings/gpio/sifive,gpio.yaml      | 3 +++
>  Documentation/devicetree/bindings/riscv/sifive-l2-cache.yaml | 4 +++-
>  2 files changed, 6 insertions(+), 1 deletion(-)
> 
> --
> 2.34.1
Atul Khare July 1, 2022, 7:49 p.m. UTC | #3
Conor,

Apologies for the delay, but my laptop died a couple of weeks ago, and
I have been scrambling to get things up and running on the
replacement. I will try and get back to it ASAP.

On Sat, Jun 18, 2022 at 5:40 AM <Conor.Dooley@microchip.com> wrote:
>
> On 09/06/2022 00:39, Atul Khare wrote:
> > EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> >
> > The patch series fixes dt-schema validation errors that can be reproduced
> > using the following: make ARCH=riscv defconfig; make ARCH=riscv
> > dt_binding_check dtbs_check
> >
> > This is a rebased version of https://tinyurl.com/yvdvmsjd, and excludes
> > two patches that are now redundant.
>
> Hey Atul,
> Any word on (an applicable) v3? Would like to get rid of this last
> couple of warnings.
> Thanks,
> Conor.
>
> >
> > Atul Khare (2):
> >   dt-bindings: sifive: add cache-set value of 2048
> >   dt-bindings: sifive: add gpio-line-names
> >
> >  Documentation/devicetree/bindings/gpio/sifive,gpio.yaml      | 3 +++
> >  Documentation/devicetree/bindings/riscv/sifive-l2-cache.yaml | 4 +++-
> >  2 files changed, 6 insertions(+), 1 deletion(-)
> >
> > --
> > 2.34.1
>
Conor Dooley July 1, 2022, 8 p.m. UTC | #4
On 01/07/2022 20:49, Atul Khare wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> Conor,
> 
> Apologies for the delay, but my laptop died a couple of weeks ago, and
> I have been scrambling to get things up and running on the
> replacement. I will try and get back to it ASAP.

Nothing you can do about your laptop dying :)
Conor Dooley July 26, 2022, 4:42 p.m. UTC | #5
On 01/07/2022 21:00, Conor Dooley wrote:
> On 01/07/2022 20:49, Atul Khare wrote:
>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>>
>> Conor,
>>
>> Apologies for the delay, but my laptop died a couple of weeks ago, and
>> I have been scrambling to get things up and running on the
>> replacement. I will try and get back to it ASAP.
> 
> Nothing you can do about your laptop dying :)
> 
> 

Hey Atul,
Been another couple weeks so I am going to send a v3 of these
patches (although without any changes to the v2) and we can
resume discussion about the cache binding change there.
Thanks,
Conor.
Atul Khare Aug. 15, 2022, 4:28 p.m. UTC | #6
Conor,

Thanks -- really appreciate the help. Dell had to come out twice to
fix my laptop, and it's finally done (hopefully), but moving back and
forth between  the different distros has been really disruptive.


On Tue, Jul 26, 2022 at 9:42 AM <Conor.Dooley@microchip.com> wrote:
>
> On 01/07/2022 21:00, Conor Dooley wrote:
> > On 01/07/2022 20:49, Atul Khare wrote:
> >> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> >>
> >> Conor,
> >>
> >> Apologies for the delay, but my laptop died a couple of weeks ago, and
> >> I have been scrambling to get things up and running on the
> >> replacement. I will try and get back to it ASAP.
> >
> > Nothing you can do about your laptop dying :)
> >
> >
>
> Hey Atul,
> Been another couple weeks so I am going to send a v3 of these
> patches (although without any changes to the v2) and we can
> resume discussion about the cache binding change there.
> Thanks,
> Conor.
Conor Dooley Aug. 15, 2022, 4:33 p.m. UTC | #7
On 15/08/2022 17:28, Atul Khare wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> Conor,
> 
> Thanks -- really appreciate the help. Dell had to come out twice to
> fix my laptop, and it's finally done (hopefully), but moving back and
> forth between  the different distros has been really disruptive.

Ye, no worries. Not sure if you saw or Palmer told you - but I
resubmitted the GPIO patch & a revised version of the interrupts,
so that all made it into v6.0-rc1 :) FWIW they are:
5cef38dd03f3 dt-bindings: gpio: sifive: add gpio-line-names
b60cf8e59e61 dt-bindings: riscv: fix SiFive l2-cache's cache-sets

I assume it ended up in your inbox but you weren't actually set
up to reply properly.

Thanks,
Conor.

> 
> 
> On Tue, Jul 26, 2022 at 9:42 AM <Conor.Dooley@microchip.com> wrote:
>>
>> On 01/07/2022 21:00, Conor Dooley wrote:
>>> On 01/07/2022 20:49, Atul Khare wrote:
>>>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>>>>
>>>> Conor,
>>>>
>>>> Apologies for the delay, but my laptop died a couple of weeks ago, and
>>>> I have been scrambling to get things up and running on the
>>>> replacement. I will try and get back to it ASAP.
>>>
>>> Nothing you can do about your laptop dying :)
>>>
>>>
>>
>> Hey Atul,
>> Been another couple weeks so I am going to send a v3 of these
>> patches (although without any changes to the v2) and we can
>> resume discussion about the cache binding change there.
>> Thanks,
>> Conor.