diff mbox series

[v3,1/2] dt-bindings: pinctrl: qcom: Add SM8350 pinctrl bindings

Message ID 20201208085748.3684670-1-vkoul@kernel.org
State New
Headers show
Series [v3,1/2] dt-bindings: pinctrl: qcom: Add SM8350 pinctrl bindings | expand

Commit Message

Vinod Koul Dec. 8, 2020, 8:57 a.m. UTC
Add device tree binding Documentation details for Qualcomm SM8350
pinctrl driver.

Signed-off-by: Vinod Koul <vkoul@kernel.org>
---

Changes since v1:
  - Fix pins pattern
  - Fix example indent

 .../bindings/pinctrl/qcom,sm8350-pinctrl.yaml | 151 ++++++++++++++++++
 1 file changed, 151 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

Comments

Bjorn Andersson Dec. 10, 2020, 4:54 a.m. UTC | #1
On Tue 08 Dec 02:57 CST 2020, Vinod Koul wrote:

> Add device tree binding Documentation details for Qualcomm SM8350

> pinctrl driver.

> 


Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org>


Regards,
Bjorn

> Signed-off-by: Vinod Koul <vkoul@kernel.org>

> ---

> 

> Changes since v1:

>   - Fix pins pattern

>   - Fix example indent

> 

>  .../bindings/pinctrl/qcom,sm8350-pinctrl.yaml | 151 ++++++++++++++++++

>  1 file changed, 151 insertions(+)

>  create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> 

> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> new file mode 100644

> index 000000000000..8ddb347c43da

> --- /dev/null

> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> @@ -0,0 +1,151 @@

> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

> +%YAML 1.2

> +---

> +$id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-pinctrl.yaml#

> +$schema: http://devicetree.org/meta-schemas/core.yaml#

> +

> +title: Qualcomm Technologies, Inc. SM8350 TLMM block

> +

> +maintainers:

> +  - Vinod Koul <vkoul@kernel.org>

> +

> +description: |

> +  This binding describes the Top Level Mode Multiplexer block found in the

> +  SM8350 platform.

> +

> +properties:

> +  compatible:

> +    const: qcom,sm8350-pinctrl

> +

> +  reg:

> +    description: Specifies the base address and size of the TLMM register space

> +    maxItems: 1

> +

> +  interrupts:

> +    description: Specifies the TLMM summary IRQ

> +    maxItems: 1

> +

> +  interrupt-controller: true

> +

> +  '#interrupt-cells':

> +    description: Specifies the PIN numbers and Flags, as defined in

> +      include/dt-bindings/interrupt-controller/irq.h

> +    const: 2

> +

> +  gpio-controller: true

> +

> +  '#gpio-cells':

> +    description: Specifying the pin number and flags, as defined in

> +      include/dt-bindings/gpio/gpio.h

> +    const: 2

> +

> +  gpio-ranges:

> +    maxItems: 1

> +

> +  gpio-reserved-ranges:

> +    maxItems: 1

> +

> +#PIN CONFIGURATION NODES

> +patternProperties:

> +  '-pins$':

> +    type: object

> +    description:

> +      Pinctrl node's client devices use subnodes for desired pin configuration.

> +      Client device subnodes use below standard properties.

> +    $ref: "/schemas/pinctrl/pincfg-node.yaml"

> +

> +    properties:

> +      pins:

> +        description:

> +          List of gpio pins affected by the properties specified in this subnode.

> +        items:

> +          oneOf:

> +            - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-3])$"

> +            - enum: [ sdc1_clk, sdc1_cmd, sdc1_data, sdc2_clk, sdc2_cmd, sdc2_data ]

> +        minItems: 1

> +        maxItems: 36

> +

> +      function:

> +        description:

> +          Specify the alternative function to be configured for the specified

> +          pins. Functions are only valid for gpio pins.

> +        enum: [ atest_char, atest_usb, audio_ref, cam_mclk, cci_async,

> +                cci_i2c, cci_timer, cmu_rng, coex_uart1, coex_uart2, cri_trng,

> +                cri_trng0, cri_trng1, dbg_out, ddr_bist, ddr_pxi0, ddr_pxi1,

> +                ddr_pxi2, ddr_pxi3, dp_hot, dp_lcd, gcc_gp1, gcc_gp2, gcc_gp3,

> +                gpio, ibi_i3c, jitter_bist, lpass_slimbus, mdp_vsync, mdp_vsync0,

> +                mdp_vsync1, mdp_vsync2, mdp_vsync3, mi2s0_data0, mi2s0_data1,

> +                mi2s0_sck, mi2s0_ws, mi2s1_data0, mi2s1_data1, mi2s1_sck,

> +                mi2s1_ws, mi2s2_data0, mi2s2_data1, mi2s2_sck, mi2s2_ws,

> +                mss_grfc0, mss_grfc1, mss_grfc10, mss_grfc11, mss_grfc12,

> +                mss_grfc2, mss_grfc3, mss_grfc4, mss_grfc5, mss_grfc6,

> +                mss_grfc7, mss_grfc8, mss_grfc9, nav_gpio, pa_indicator,

> +                pcie0_clkreqn, pcie1_clkreqn, phase_flag, pll_bist, pll_clk,

> +                pri_mi2s, prng_rosc, qdss_cti, qdss_gpio, qlink0_enable,

> +                qlink0_request, qlink0_wmss, qlink1_enable, qlink1_request,

> +                qlink1_wmss, qlink2_enable, qlink2_request, qlink2_wmss, qspi0,

> +                qspi1, qspi2, qspi3, qspi_clk, qspi_cs, qup0, qup1, qup10,

> +                qup11, qup12, qup13, qup14, qup15, qup16, qup17, qup18, qup19,

> +                qup2, qup3, qup4, qup5, qup6, qup7, qup8, qup9, qup_l4, qup_l5,

> +                qup_l6, sd_write, sdc40, sdc41, sdc42, sdc43, sdc4_clk,

> +                sdc4_cmd, sec_mi2s, tb_trig, tgu_ch0, tgu_ch1, tgu_ch2,

> +                tgu_ch3, tsense_pwm1, tsense_pwm2, uim0_clk, uim0_data,

> +                uim0_present, uim0_reset, uim1_clk, uim1_data, uim1_present,

> +                uim1_reset, usb2phy_ac, usb_phy, vfr_0, vfr_1, vsense_trigger ]

> +

> +

> +      drive-strength:

> +        enum: [2, 4, 6, 8, 10, 12, 14, 16]

> +        default: 2

> +        description:

> +          Selects the drive strength for the specified pins, in mA.

> +

> +      bias-pull-down: true

> +

> +      bias-pull-up: true

> +

> +      bias-disable: true

> +

> +      output-high: true

> +

> +      output-low: true

> +

> +    required:

> +      - pins

> +      - function

> +

> +    additionalProperties: false

> +

> +required:

> +  - compatible

> +  - reg

> +  - interrupts

> +  - interrupt-controller

> +  - '#interrupt-cells'

> +  - gpio-controller

> +  - '#gpio-cells'

> +  - gpio-ranges

> +

> +additionalProperties: false

> +

> +examples:

> +  - |

> +        #include <dt-bindings/interrupt-controller/arm-gic.h>

> +        tlmm: pinctrl@f000000 {

> +          compatible = "qcom,sm8350-pinctrl";

> +          reg = <0x0f100000 0x300000>;

> +          interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;

> +          gpio-controller;

> +          #gpio-cells = <2>;

> +          interrupt-controller;

> +          #interrupt-cells = <2>;

> +          gpio-ranges = <&tlmm 0 0 203>;

> +          serial-pins {

> +            pins = "gpio18", "gpio19";

> +            function = "qup3";

> +            drive-strength = <8>;

> +            bias-disable;

> +          };

> +        };

> +

> +...

> -- 

> 2.26.2

>
Rob Herring (Arm) Dec. 10, 2020, 1:52 p.m. UTC | #2
On Tue, Dec 08, 2020 at 02:27:47PM +0530, Vinod Koul wrote:
> Add device tree binding Documentation details for Qualcomm SM8350

> pinctrl driver.

> 

> Signed-off-by: Vinod Koul <vkoul@kernel.org>

> ---

> 

> Changes since v1:

>   - Fix pins pattern

>   - Fix example indent

> 

>  .../bindings/pinctrl/qcom,sm8350-pinctrl.yaml | 151 ++++++++++++++++++

>  1 file changed, 151 insertions(+)

>  create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> 

> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> new file mode 100644

> index 000000000000..8ddb347c43da

> --- /dev/null

> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> @@ -0,0 +1,151 @@

> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

> +%YAML 1.2

> +---

> +$id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-pinctrl.yaml#

> +$schema: http://devicetree.org/meta-schemas/core.yaml#

> +

> +title: Qualcomm Technologies, Inc. SM8350 TLMM block

> +

> +maintainers:

> +  - Vinod Koul <vkoul@kernel.org>

> +

> +description: |

> +  This binding describes the Top Level Mode Multiplexer block found in the

> +  SM8350 platform.

> +

> +properties:

> +  compatible:

> +    const: qcom,sm8350-pinctrl


If this block is called TLMM, then I'd expect that to be in the 
compatible string. But I guess this is consistent with the others.

> +

> +  reg:

> +    description: Specifies the base address and size of the TLMM register space


Drop.

> +    maxItems: 1

> +

> +  interrupts:

> +    description: Specifies the TLMM summary IRQ


Drop.

> +    maxItems: 1

> +

> +  interrupt-controller: true

> +

> +  '#interrupt-cells':

> +    description: Specifies the PIN numbers and Flags, as defined in

> +      include/dt-bindings/interrupt-controller/irq.h

> +    const: 2

> +

> +  gpio-controller: true

> +

> +  '#gpio-cells':

> +    description: Specifying the pin number and flags, as defined in

> +      include/dt-bindings/gpio/gpio.h

> +    const: 2

> +

> +  gpio-ranges:

> +    maxItems: 1

> +

> +  gpio-reserved-ranges:

> +    maxItems: 1

> +

> +#PIN CONFIGURATION NODES

> +patternProperties:

> +  '-pins$':

> +    type: object

> +    description:

> +      Pinctrl node's client devices use subnodes for desired pin configuration.

> +      Client device subnodes use below standard properties.

> +    $ref: "/schemas/pinctrl/pincfg-node.yaml"

> +


Don't you need mux and config nodes in here? 

> +    properties:

> +      pins:

> +        description:

> +          List of gpio pins affected by the properties specified in this subnode.

> +        items:

> +          oneOf:

> +            - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-3])$"

> +            - enum: [ sdc1_clk, sdc1_cmd, sdc1_data, sdc2_clk, sdc2_cmd, sdc2_data ]

> +        minItems: 1

> +        maxItems: 36

> +

> +      function:

> +        description:

> +          Specify the alternative function to be configured for the specified

> +          pins. Functions are only valid for gpio pins.

> +        enum: [ atest_char, atest_usb, audio_ref, cam_mclk, cci_async,

> +                cci_i2c, cci_timer, cmu_rng, coex_uart1, coex_uart2, cri_trng,

> +                cri_trng0, cri_trng1, dbg_out, ddr_bist, ddr_pxi0, ddr_pxi1,

> +                ddr_pxi2, ddr_pxi3, dp_hot, dp_lcd, gcc_gp1, gcc_gp2, gcc_gp3,

> +                gpio, ibi_i3c, jitter_bist, lpass_slimbus, mdp_vsync, mdp_vsync0,

> +                mdp_vsync1, mdp_vsync2, mdp_vsync3, mi2s0_data0, mi2s0_data1,

> +                mi2s0_sck, mi2s0_ws, mi2s1_data0, mi2s1_data1, mi2s1_sck,

> +                mi2s1_ws, mi2s2_data0, mi2s2_data1, mi2s2_sck, mi2s2_ws,

> +                mss_grfc0, mss_grfc1, mss_grfc10, mss_grfc11, mss_grfc12,

> +                mss_grfc2, mss_grfc3, mss_grfc4, mss_grfc5, mss_grfc6,

> +                mss_grfc7, mss_grfc8, mss_grfc9, nav_gpio, pa_indicator,

> +                pcie0_clkreqn, pcie1_clkreqn, phase_flag, pll_bist, pll_clk,

> +                pri_mi2s, prng_rosc, qdss_cti, qdss_gpio, qlink0_enable,

> +                qlink0_request, qlink0_wmss, qlink1_enable, qlink1_request,

> +                qlink1_wmss, qlink2_enable, qlink2_request, qlink2_wmss, qspi0,

> +                qspi1, qspi2, qspi3, qspi_clk, qspi_cs, qup0, qup1, qup10,

> +                qup11, qup12, qup13, qup14, qup15, qup16, qup17, qup18, qup19,

> +                qup2, qup3, qup4, qup5, qup6, qup7, qup8, qup9, qup_l4, qup_l5,

> +                qup_l6, sd_write, sdc40, sdc41, sdc42, sdc43, sdc4_clk,

> +                sdc4_cmd, sec_mi2s, tb_trig, tgu_ch0, tgu_ch1, tgu_ch2,

> +                tgu_ch3, tsense_pwm1, tsense_pwm2, uim0_clk, uim0_data,

> +                uim0_present, uim0_reset, uim1_clk, uim1_data, uim1_present,

> +                uim1_reset, usb2phy_ac, usb_phy, vfr_0, vfr_1, vsense_trigger ]

> +

> +

> +      drive-strength:

> +        enum: [2, 4, 6, 8, 10, 12, 14, 16]

> +        default: 2

> +        description:

> +          Selects the drive strength for the specified pins, in mA.

> +

> +      bias-pull-down: true

> +

> +      bias-pull-up: true

> +

> +      bias-disable: true

> +

> +      output-high: true

> +

> +      output-low: true

> +

> +    required:

> +      - pins

> +      - function

> +

> +    additionalProperties: false

> +

> +required:

> +  - compatible

> +  - reg

> +  - interrupts

> +  - interrupt-controller

> +  - '#interrupt-cells'

> +  - gpio-controller

> +  - '#gpio-cells'

> +  - gpio-ranges

> +

> +additionalProperties: false

> +

> +examples:

> +  - |

> +        #include <dt-bindings/interrupt-controller/arm-gic.h>

> +        tlmm: pinctrl@f000000 {

> +          compatible = "qcom,sm8350-pinctrl";

> +          reg = <0x0f100000 0x300000>;

> +          interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;

> +          gpio-controller;

> +          #gpio-cells = <2>;

> +          interrupt-controller;

> +          #interrupt-cells = <2>;

> +          gpio-ranges = <&tlmm 0 0 203>;

> +          serial-pins {

> +            pins = "gpio18", "gpio19";

> +            function = "qup3";

> +            drive-strength = <8>;

> +            bias-disable;

> +          };

> +        };

> +

> +...

> -- 

> 2.26.2

>
Bjorn Andersson Jan. 4, 2021, 6:37 p.m. UTC | #3
On Thu 10 Dec 07:52 CST 2020, Rob Herring wrote:

> On Tue, Dec 08, 2020 at 02:27:47PM +0530, Vinod Koul wrote:

> > Add device tree binding Documentation details for Qualcomm SM8350

> > pinctrl driver.

> > 

> > Signed-off-by: Vinod Koul <vkoul@kernel.org>

> > ---

> > 

> > Changes since v1:

> >   - Fix pins pattern

> >   - Fix example indent

> > 

> >  .../bindings/pinctrl/qcom,sm8350-pinctrl.yaml | 151 ++++++++++++++++++

> >  1 file changed, 151 insertions(+)

> >  create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> > 

> > diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> > new file mode 100644

> > index 000000000000..8ddb347c43da

> > --- /dev/null

> > +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml

> > @@ -0,0 +1,151 @@

> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

> > +%YAML 1.2

> > +---

> > +$id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-pinctrl.yaml#

> > +$schema: http://devicetree.org/meta-schemas/core.yaml#

> > +

> > +title: Qualcomm Technologies, Inc. SM8350 TLMM block

> > +

> > +maintainers:

> > +  - Vinod Koul <vkoul@kernel.org>

> > +

> > +description: |

> > +  This binding describes the Top Level Mode Multiplexer block found in the

> > +  SM8350 platform.

> > +

> > +properties:

> > +  compatible:

> > +    const: qcom,sm8350-pinctrl

> 

> If this block is called TLMM, then I'd expect that to be in the 

> compatible string. But I guess this is consistent with the others.

> 


This is my mistake 7 years ago and it bothers me every time we write a
new one of these - in particular since we now support a few different
"Qualcomm pinctrl" blocks.

It would be ugly for a while, but I'm in favor of naming these
"qcom,<platform>-tlmm" going forward.

PS. And we can solve the ugliness by introducing the "proper" naming
(and keeping the old one for backwards compatibility) as we migrate the
binding documents to yaml.

Regards,
Bjorn
Vinod Koul Jan. 5, 2021, 6:14 a.m. UTC | #4
On 04-01-21, 12:37, Bjorn Andersson wrote:

> > > +properties:
> > > +  compatible:
> > > +    const: qcom,sm8350-pinctrl
> > 
> > If this block is called TLMM, then I'd expect that to be in the 
> > compatible string. But I guess this is consistent with the others.
> > 
> 
> This is my mistake 7 years ago and it bothers me every time we write a
> new one of these - in particular since we now support a few different
> "Qualcomm pinctrl" blocks.
> 
> It would be ugly for a while, but I'm in favor of naming these
> "qcom,<platform>-tlmm" going forward.
> 
> PS. And we can solve the ugliness by introducing the "proper" naming
> (and keeping the old one for backwards compatibility) as we migrate the
> binding documents to yaml.

Okay I will update this one to qcom,sm8350-tlmm. Also we use
sm8350_pinctrl few places in the driver, will update that to sm8350_tlmm
as well

Thanks
Linus Walleij Jan. 5, 2021, 11:18 p.m. UTC | #5
On Tue, Jan 5, 2021 at 7:14 AM Vinod Koul <vkoul@kernel.org> wrote:
> On 04-01-21, 12:37, Bjorn Andersson wrote:
>
> > > > +properties:
> > > > +  compatible:
> > > > +    const: qcom,sm8350-pinctrl
> > >
> > > If this block is called TLMM, then I'd expect that to be in the
> > > compatible string. But I guess this is consistent with the others.
> > >
> >
> > This is my mistake 7 years ago and it bothers me every time we write a
> > new one of these - in particular since we now support a few different
> > "Qualcomm pinctrl" blocks.
> >
> > It would be ugly for a while, but I'm in favor of naming these
> > "qcom,<platform>-tlmm" going forward.
> >
> > PS. And we can solve the ugliness by introducing the "proper" naming
> > (and keeping the old one for backwards compatibility) as we migrate the
> > binding documents to yaml.
>
> Okay I will update this one to qcom,sm8350-tlmm. Also we use
> sm8350_pinctrl few places in the driver, will update that to sm8350_tlmm
> as well

Go for it, it's a much better to the point name.

Yours,
Linus Walleij
diff mbox series

Patch

diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml
new file mode 100644
index 000000000000..8ddb347c43da
--- /dev/null
+++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-pinctrl.yaml
@@ -0,0 +1,151 @@ 
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-pinctrl.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Technologies, Inc. SM8350 TLMM block
+
+maintainers:
+  - Vinod Koul <vkoul@kernel.org>
+
+description: |
+  This binding describes the Top Level Mode Multiplexer block found in the
+  SM8350 platform.
+
+properties:
+  compatible:
+    const: qcom,sm8350-pinctrl
+
+  reg:
+    description: Specifies the base address and size of the TLMM register space
+    maxItems: 1
+
+  interrupts:
+    description: Specifies the TLMM summary IRQ
+    maxItems: 1
+
+  interrupt-controller: true
+
+  '#interrupt-cells':
+    description: Specifies the PIN numbers and Flags, as defined in
+      include/dt-bindings/interrupt-controller/irq.h
+    const: 2
+
+  gpio-controller: true
+
+  '#gpio-cells':
+    description: Specifying the pin number and flags, as defined in
+      include/dt-bindings/gpio/gpio.h
+    const: 2
+
+  gpio-ranges:
+    maxItems: 1
+
+  gpio-reserved-ranges:
+    maxItems: 1
+
+#PIN CONFIGURATION NODES
+patternProperties:
+  '-pins$':
+    type: object
+    description:
+      Pinctrl node's client devices use subnodes for desired pin configuration.
+      Client device subnodes use below standard properties.
+    $ref: "/schemas/pinctrl/pincfg-node.yaml"
+
+    properties:
+      pins:
+        description:
+          List of gpio pins affected by the properties specified in this subnode.
+        items:
+          oneOf:
+            - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-3])$"
+            - enum: [ sdc1_clk, sdc1_cmd, sdc1_data, sdc2_clk, sdc2_cmd, sdc2_data ]
+        minItems: 1
+        maxItems: 36
+
+      function:
+        description:
+          Specify the alternative function to be configured for the specified
+          pins. Functions are only valid for gpio pins.
+        enum: [ atest_char, atest_usb, audio_ref, cam_mclk, cci_async,
+                cci_i2c, cci_timer, cmu_rng, coex_uart1, coex_uart2, cri_trng,
+                cri_trng0, cri_trng1, dbg_out, ddr_bist, ddr_pxi0, ddr_pxi1,
+                ddr_pxi2, ddr_pxi3, dp_hot, dp_lcd, gcc_gp1, gcc_gp2, gcc_gp3,
+                gpio, ibi_i3c, jitter_bist, lpass_slimbus, mdp_vsync, mdp_vsync0,
+                mdp_vsync1, mdp_vsync2, mdp_vsync3, mi2s0_data0, mi2s0_data1,
+                mi2s0_sck, mi2s0_ws, mi2s1_data0, mi2s1_data1, mi2s1_sck,
+                mi2s1_ws, mi2s2_data0, mi2s2_data1, mi2s2_sck, mi2s2_ws,
+                mss_grfc0, mss_grfc1, mss_grfc10, mss_grfc11, mss_grfc12,
+                mss_grfc2, mss_grfc3, mss_grfc4, mss_grfc5, mss_grfc6,
+                mss_grfc7, mss_grfc8, mss_grfc9, nav_gpio, pa_indicator,
+                pcie0_clkreqn, pcie1_clkreqn, phase_flag, pll_bist, pll_clk,
+                pri_mi2s, prng_rosc, qdss_cti, qdss_gpio, qlink0_enable,
+                qlink0_request, qlink0_wmss, qlink1_enable, qlink1_request,
+                qlink1_wmss, qlink2_enable, qlink2_request, qlink2_wmss, qspi0,
+                qspi1, qspi2, qspi3, qspi_clk, qspi_cs, qup0, qup1, qup10,
+                qup11, qup12, qup13, qup14, qup15, qup16, qup17, qup18, qup19,
+                qup2, qup3, qup4, qup5, qup6, qup7, qup8, qup9, qup_l4, qup_l5,
+                qup_l6, sd_write, sdc40, sdc41, sdc42, sdc43, sdc4_clk,
+                sdc4_cmd, sec_mi2s, tb_trig, tgu_ch0, tgu_ch1, tgu_ch2,
+                tgu_ch3, tsense_pwm1, tsense_pwm2, uim0_clk, uim0_data,
+                uim0_present, uim0_reset, uim1_clk, uim1_data, uim1_present,
+                uim1_reset, usb2phy_ac, usb_phy, vfr_0, vfr_1, vsense_trigger ]
+
+
+      drive-strength:
+        enum: [2, 4, 6, 8, 10, 12, 14, 16]
+        default: 2
+        description:
+          Selects the drive strength for the specified pins, in mA.
+
+      bias-pull-down: true
+
+      bias-pull-up: true
+
+      bias-disable: true
+
+      output-high: true
+
+      output-low: true
+
+    required:
+      - pins
+      - function
+
+    additionalProperties: false
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - interrupt-controller
+  - '#interrupt-cells'
+  - gpio-controller
+  - '#gpio-cells'
+  - gpio-ranges
+
+additionalProperties: false
+
+examples:
+  - |
+        #include <dt-bindings/interrupt-controller/arm-gic.h>
+        tlmm: pinctrl@f000000 {
+          compatible = "qcom,sm8350-pinctrl";
+          reg = <0x0f100000 0x300000>;
+          interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
+          gpio-controller;
+          #gpio-cells = <2>;
+          interrupt-controller;
+          #interrupt-cells = <2>;
+          gpio-ranges = <&tlmm 0 0 203>;
+          serial-pins {
+            pins = "gpio18", "gpio19";
+            function = "qup3";
+            drive-strength = <8>;
+            bias-disable;
+          };
+        };
+
+...